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–Dutch Summary–
Het internet is de dag van vandaag alomtegenwoordig en heeft het leven
van vele burgers over de hele wereld veranderd. Handel, overheid, indu-
strie, gezondheidszorg en sociale interacties gebruiken in toenemende mate
internetapplicaties als een verbeterde en makkelijke manier van communi-
ceren. Video applicaties zijn hier het grote voorbeeld van en vragen steeds
grotere data snelheden en betere kwaliteit van de netwerken. Hogedefinitie-
televisie (HDTV) diensten springen als paddenstoelen uit de grond en eisen
nadrukkelijk een uitbouw van wijdverspreide netwerken met steeds grotere
bandbreedtes.
De huidige passieve optische netwerken (PONs) gebruiken een enkele golf-
lengte voor stroomafwaartse transmissie en een aparte golflengte voor
stroomopwaartse transmissie. Door golflengtemultiplexering (WDM) in
een PON toe te passen, kunnen veel grotere bandbreedtes in beide richtin-
gen bereikt worden. Terwijl WDM technologiee¨n al jaren worden gebruikt
in lange-afstandsnetwerken, zijn ze slechts beperkt aanwezig in toegangs-
netwerken. De hoge kost om complete WDM toegangsnetwerken uit te
bouwen is de belangrijkste oorzaak hiervoor. Anderzijds kan het heden-
daagse optische netwerk de capaciteit voor de toekomstige gebruikers niet
bereiken op een kostenefficie¨nte manier. Bijgevolg is er een grote nood aan
nieuwe WDM toegangscomponenten die zowel compact als kostenefficie¨nt
zijn en in grote volumes kunnen geproduceerd worden.
Een toename van het aantal golflengtes voor WDM-PON leidt automatisch
tot meerdere zend-ontvangers voor de verschillende golflengtekanalen, wat
de totale fysische plaatsinname aanzienlijk vergroot. Fotonische integra-
tie van zend-ontvangers tot een geı¨ntegreerde reeks zou de kost en fysi-
sche plaatsinname gevoelig reduceren. Het totale vermogenverbruik van
zo’n geı¨ntegreerde reeks vormt echter een probleem. Om het gebruik van
thermoe¨lektrische koeling te vermijden, is de integratiedichtheid van de
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componenten streng gelimiteerd door de warmteverspreiding van de com-
ponentverpakking. Bijgevolg vereist the WDM-PON visie een verminde-
ring van het vermogenverbruik van de zend-ontvanger.
Dit betoog geeft duidelijk de voornaamste uitdagingen bij de realisatie van
toekomstbestendige, optische (toegangs)netwerken weer. Zowel een inper-
king van de fysische plaatsinname, als een verlaging van de kosten en de
reductie van het vermogenverbruik van de actieve componenten zijn pro-
blemen die moeten aangepakt worden.
In die zin zou een 100 Gb/s component, dat bestaat uit 10 kanalen aan 11.3
Gb/s per golflengtekanaal, een uitstekende bijdrage zijn bij de uitbreiding
van de bandbreedte die klanten ter beschikking krijgen. Vooral optische
zenders, die werken aan hoge snelheden, hebben een aanzienlijk vermogen-
verbruik. De hittegeneratie veroorzaakt door dit vermogenverbruik vormt
een vervelende hindernis in de ontwikkeling van 10-kanaalszenders. Dit
onderstreept nog eens het belang van het vermogenverbruik.
Naast de invoering van WDM in de toegangsnetwerken, zou een punt-tot-
punt connectie in datacenteromgevingen ook gebaat zijn met de WDM
visie. Aangezien datacenteroperatoren dikwijls lijden aan een tekort aan
optische vezels of hun vezelinfrastructuur niet zelf bezitten, zijn WDM
technologiee¨n essentieel om hun bereik en capaciteit uit te breiden. Inter-
datacentercommunicatie heeft ook baat bij kleine, kosten- en energie-effi-
cie¨nte componenten die werken bij hoge snelheden om hun doorvoerca-
paciteit te maximaliseren. Bijgevolg zijn geı¨ntegreerde 100 Gb/s zend-
ontvangers, zoals 4 kanalen aan 28 Gb/s, uiterst gewenst.
Het werk beschreven in deze thesis werd gedeeltelijk gefinancierd door het
Europese FP7 project C3PO (Colourless and Coolerless Components for
low Power Optical Networks) en door het UGent bijzonder onderzoeks-
fonds (BOF). Het C3PO project streefde naar de ontwikkeling van een
nieuwe generatie ’groene‘ Si-fotonische compatibele componenten met een
uiterst laag vermogenverbruik en terzelfdertijd wou men een toename in
bandbreedte en een afname in kost bereiken. C3PO stelde zich de uitbouw
van een toegangsnetwerk met grote capaciteit tot doel, gebruikmakend van
reflecterende fotonische componenten. Om dit te bereiken, was het nood-
zakelijk om kostenefficie¨nte reflecterende zenders gebaseerd op electroab-
sorptie modulatoren (EAM) dicht bij elkaar te plaatsen in geı¨ntegreerde
reeksen. Een optische bron die meerdere golflengtes produceert voorziet
de nodige golflengtekanalen, zowel voor de stroomafwaartse als voor de
stroomopwaartse signalen in de WDM-PON.
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Hoofdstuk 1 geeft een kort overzicht van het PON-netwerk en beschrijft
de voornaamste implementaties van een WDM-PON toegangsnetwerk. Het
introduceert een geı¨ntegreerde zenderreeks met een laag verbruik te gebrui-
ken in een kostenefficie¨nte architectuur van WDM-PONs en inter-datacen-
tercommunicatie.
Hoofdstuk 2 vergelijkt verschillende optische zenders en geeft een kort
overzicht van hun belangrijkste karakteristieken. Externe modulatie met
zowel Mach-Zehnder modulatoren (MZMs) als met EAMs wordt er be-
schreven. Er wordt aangetoond dat EAMs de beste keuze zijn voor geı¨nte-
greerde zender reeksen met laag vermogenverbruik, dankzij hun lage span-
ningszwaai en kleine afmetingen, in vergelijking met MZMs.
Om een laag verbruik te bereiken, wordt de elektronische driver topologie
bestudeerd in hoofdstuk 3. De uitdaging in het ontwerpen van modulator
drivers is de noodzaak om zeer grote stromen te leveren in combinatie met
een hoge spanningszwaai. Vier verschillende uitgangsconfiguraties worden
er vergeleken en technieken om het vermogenverbruik van de modulator
drivers te verlagen worden beschreven.
Hoofdstuk 5 beschrijft duobinair (DB), een modulatieschema dat steeds
meer gebruikt wordt in de hedendaagse optische communicatie. Aangezien
de nodige bandbreedte ongeveer de helft is van NRZ, kunnen de bandbreed-
tespecificaties van de zender gemilderd worden. Dankzij zijn smalle opti-
sche spectrum is DB bovendien minder gevoelig aan chromatische dispersie
in lange-afstandsverbindingen en kan het de spectrale efficie¨ntie verhogen
in WDM architecturen. Voor optische DB is er ook precodering nodig om
te verzekeren dat het ontvangen signaal gelijk is aan het originele binaire
signaal.
Het uitgevoerde onderzoek dat leidde tot deze thesis heeft 2 geı¨ntegreerde
modulator driver reeksen voortgebracht:
• Een 10 kanaals 113 Gb/s geı¨ntegreerde modulator driver reeks met
ultra-laag vermogenverbruik.
• Een 2 kanaals 56 Gb/s duobinair geı¨ntegreerde modulator driver reeks
met een differentie¨le uitgang.
Beide ontwerpen worden uitgebreid geanalyseerd in hoofdstuk 4 en 6 res-
pectievelijk. Voor zover bekend is de 10 kanaals geı¨ntegreerde modulator
driver reeks de eerste in zijn soort, terwijl hij het laagste vermogenverbruik
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voor een EAM driver haalt, 50% lager dan voorheen gerapporteerd. De 2
kanaals geı¨ntegreerde modulator driver reeks is de snelste modulator driver
met op-chip DB encodering en precodering tot nu gerapporteerd.
Het laatste hoofdstuk geeft een overzicht van de belangrijkste conclusies
van het gepresenteerde onderzoek en geeft een aantal suggesties voor toe-
komstig onderzoek.
English summary
The internet is becoming the ubiquitous tool that is changing the lives of so
many citizens across the world. Commerce, government, industry, health-
care and social interactions are all increasingly using internet applications
to improve and facilitate communications. This is especially true for video-
enabled applications, which currently demand much higher data rates and
quality from data networks. High definition TV streaming services are
emerging and these again will significantly push the demand for widely
deployed, high-bandwidth services.
The current access passive optical networks (PONs) use a single wave-
length for downstream transmission and a separate one for upstream trans-
mission. Incorporating wavelength-division multiplexing (WDM) in a PON
allows for much higher bandwidths in both directions. While WDM tech-
nologies have been successfully deployed for many years in metro and core
networks, in access networks they are not commonly used yet. This is
mainly due to the high costs associated with deploying entire WDM access
networks. However, the present optical networks cannot be simply and
cost-effectively scaled to provide the capacity for tomorrow’s users. As an
effect there is a strong need for new WDM access components which are
compact, cost-competitive and mass-manufacturable.
Increasing the number of wavelengths for WDM-PON automatically leads
to an increase in the number of single pluggable transceivers, which brings
substantial design challenges and additional costs. The multitude of TXs
and RXs for different wavelength channels increases the total footprint con-
siderably. Photonic integration of transceivers into arrays will significantly
reduce the footprint and cost. However, the total power consumption of an
array device is an issue. To avoid the use of a thermoelectric cooler, the in-
tegration density of components is severely limited by the heat dissipating
capabilities offered by their package. As a result the WDM-PON philoso-
phy necessitates the reduction of the transceiver’s power dissipation.
From this plea it is apparent that the main technology challenges for real-
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izing future-proof optical (access) networks are reducing active component
power consumption, shrinking form factors and lowering assembly costs.
In this perspective an over 100 Gb/s throughput component, composed of
10 channels at 11.3 Gb/s per wavelength channel would be a great contri-
bution to the expansion of customer bandwidth. It can provide increased
line rates to the end users at speeds of 10 Gb/s per wavelength. As RXs
typically consume much less power than externally modulated TXs, they
can relatively easily be integrated into an array. Mainly high speed optical
transmitters have significant power consumptions and the heat generation
caused by power dissipation forms a critical obstacle in the development of
a 10-channel transmitter, which again underlines the importance of power
reduction.
Alongside the introduction of WDM in access networks, also inter-office
point-to-point connections in data center environments could benefit from
the WDM philosophy. As data center operators often suffer from fiber
scarcity or do not own their fiber infrastructure, WDM technologies are
essential to deliver reach and capacity extension for these scenarios. Inter-
data center communication also benefits from cost-, footprint- and energy-
efficient components operating at high speed to maximize the throughput.
As an effect integrated over 100 Gb/s transceivers, such as 4 channels at 28
Gb/s, are highly desirable.
The research described in this dissertation was partly funded by the Euro-
pean FP7 ICT project C3PO (Colourless and Coolerless Components for
low Power Optical Networks) and the UGent special research fund. The
C3PO project aimed to develop a new generation of green Si-photonic com-
patible components with record low power consumption, that can enable
bandwidth growth and constrain the total cost. C3PO envisioned building
high-capacity access networks employing reflective photonic components.
To achieve this, cost-competitive reflective transmitters based on electroab-
sorption modulators (EAM) needed to be closely integrated into arrays. A
multi-wavelength optical source provides the required wavelength channels
for both downstream and upstream signals in the WDM-PON.
Chapter 1 gives a short overview of a PON and describes the main imple-
mentations of a WDM-PON access network. It introduces integrated low
power transmitter arrays for a cost-effective architecture of WDM-PONs
and inter-data center communication.
Chapter 2 compares different optical transmitters and gives a short overview
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of their most important characteristics. External modulation through both
Mach-Zehnder modulators (MZMs) and EAMs is described. It shows that
EAMs are the best choice for low power transmitter array integration, thanks
to their lower drive voltage and smaller form factor, compared to MZMs.
To achieve a reduced consumption, the electronic modulator driver topol-
ogy is studied in chapter 3. The challenge in designing modulator drivers
is the need to deliver very large currents in combination with high voltage
swings. Four distinct output configurations are compared and techniques to
reduce the power consumption of the drivers are described.
Chapter 5 presents duobinary (DB), a modulation scheme that is gaining
interest in today’s optical transmission. As the required bandwidth is about
half that of NRZ, it softens the constraints on the transmitter bandwidth.
Thanks to its narrow optical spectrum, it has an improved tolerance to dis-
persion in long haul single mode links and it can improve the spectral ef-
ficiency in WDM architectures. For optical DB a precoder is necessary to
assure the received signal is equal to the original binary signal.
The conducted research that resulted in this dissertation produced 2 low
power EAM driver arrays:
• A 10-channel 113 Gb/s modulator driver array with state-of-the art
ultra-low power consumption.
• A 2-channel 56 Gb/s duobinary driver array with a differential output
with low power consumption.
Both designs are elaborately analyzed in chapter 4 and 6 respectively. To
the best of our knowledge the 10-channel EAM driver array is the first in its
kind, while achieving the lowest power consumption for an EAM driver so
far reported, 50% below the state of the art in power consumption. The 2-
channel EAM driver array is the fastest modulator driver including on-chip
duobinary encoding and precoding reported so far.
The final chapter provides an overview of the foremost conclusions from
the presented research. It is concluded with suggestions for further re-
search.
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1
Introduction
The internet becomes the ubiquitous tool that is changing the lives of so
many citizens across the world. Commerce, government, industry, health-
care and social interactions are all increasingly using internet applications
to improve and facilitate communications. This is especially true for video-
enabled applications, which now demand much higher data rates and qual-
ity from data networks. High definition TV streaming services are emerg-
ing and these again will significantly push the demand for widely deployed,
high-bandwidth services. High speed networks are also being installed
across Europe, giving end customers access to data rates (over 100 Mb/s)
that used to be the preserve of telecom carriers entirely on their own.
1.1 ICT infrastructure and power consumption
With the ever increasing bandwidth demands, the internet needs to grow
continuously. In parallel with the rising demand for bandwidth, there is an
urgent need to significantly reduce the energy consumption of existing net-
works. Besides the ecological issues, the interest also stems from economic
needs, since both energy costs and electrical requirements for telecom oper-
ators and internet service providers (ISPs) show a continuously rising trend.
The dramatic increase in network energy consumption essentially depends
on new services being offered, as well as on data traffic volume increase,
which follows Moore’s law, by doubling every 18 months [1].
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In 2012 the global communication networks were estimated to consume
about 350 TWh or 1.7% of the worldwide electricity consumption [2]. This
number excludes data centers and consumer’s personal computation de-
vices, such as desktops, laptops, etc.
Passive optical networks (PONs) are considered to be the most energy effi-
cient network architecture for broadband fiber access [3]. A PON basically
consists of an optical fiber star topology, where a large number of sub-
scribers are connected to the optical line terminal (OLT) at a central office
(CO). The standard PON operates in the “single-wavelength mode” where
one wavelength is used for downstream (DS) transmission and a separate
one is used for upstream (US) transmission. PONs will be explained in
more detail in Section 1.2. Incorporating wavelength-division multiplex-
ing (WDM) in a PON allows one to support much higher bandwidth, since
multiple wavelengths are used, both in DS and US directions.
WDM technologies have been successfully deployed for many years in
metro and core networks as they provide tremendous system capacity with
long distance transmission. In access networks, however, WDM technol-
ogy is not commonly used yet. This is due to the relatively low required per-
user data rates at present and more importantly due to the high costs asso-
ciated with deploying entire WDM access networks. However, the present
optical networks cannot be simply and cost-effectively scaled to provide the
capacity for tomorrow’s users. As an effect there is a strong need for new
WDM access components which are compact, cost-competitive and mass-
manufacturable. This is particularly true at the OLT, where a high degree
of integration is a must. While a WDM-PON OLT could in principle be
built from pluggable transceivers, a cost-, footprint- and energy-optimized
solution is not available today, mainly due to the lack of highly integrated
multi-channel transceiver arrays [4].
The necessity to increase the number of wavelengths for WDM-PON au-
tomatically leads to an increase in the number of single pluggable trans-
ceivers, which brings substantial design challenges and additional costs. In
traditional PONs an OLT only contains a single DS transmitter (TX) and a
single US receiver (RX). However, in WDM-PON the OLT hosts multiple
TXs and RXs for different wavelength channels, increasing the total foot-
print considerably. Photonic integration of OLT transceivers into arrays will
significantly reduce the footprint and cost of WDM-PON OLTs. However,
the total power consumption of an array device is an issue. A single multi-
channel integrated photoelectronic component consumes much more power
than a discrete component. To avoid the use of a thermoelectric cooler, the
integration density of components is severely limited by the heat dissipat-
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ing capabilities offered by their package. Every watt of power consumed
by the optoelectronics would be multiplied by a factor of 6 if we consider
the power needed to drive thermoelectric coolers to maintain 25◦C operat-
ing temperature and the power used by air conditioning systems to remove
the generated heat in a building. As a result the WDM-PON philosophy
necessitates the reduction of the transceiver’s power dissipation.
While the ultimate solution is to have coolerless components, an interim
step would be to design the components to operate semi-cooled, at 40◦C,
for example. This recent trend of increasing the operating temperature of
the electronics on equipment cards aims at reducing rack cooling costs.
In this way the cooling requirements are eased and temperature control
power dissipation is reduced. This will obviously increase the power load
on today’s thermoelectric cooled optoelectronic devices, as they will have
to work even harder at higher ambient temperatures. From this plea it is
apparent that the main technology challenges for realizing future-proof op-
tical (access) networks are reducing active component power consumption,
shrinking form factors and lowering assembly costs.
In this perspective a 100 Gb/s throughput component, composed of 10
channels at 11.3 Gb/s per wavelength channel would be a great contribu-
tion to the expansion of customer bandwidth. It can provide increased line
rates to the end users at speeds of over 10 Gb/s per wavelength. As RXs
typically consume much less power than externally modulated TXs, they
can relatively easily be integrated into an array. High speed optical TXs, on
the other hand, have significant power consumptions, ranging from 0.5 W
up to a few Watts. The heat generation caused by power dissipation forms
a critical obstacle in the development of a 10-channel transmitter, which
again underlines the importance of power reduction.
Alongside the introduction of WDM in PON networks, also inter-office
point-to-point connections in data center environments can benefit from the
WDM philosophy. As data center operators often suffer from fiber scarcity
or do not own their fiber infrastructure, dense wavelength division multi-
plexing (DWDM) technologies are essential to deliver capacity extension
for datacom applications. In Europe distances between data centers do typ-
ically not exceed 80 km, with the majority of the links being shorter than
40 km. Inter-data center communication also benefits from cost-, footprint-
and energy-efficient components operating at high data rates to maximize
the throughput. As an effect integrated >100 Gb/s transceivers, such as 4
channels at 28 Gb/s, are highly desirable.
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1.2 Passive Optical Network
The general structure of a modern telecommunication network can be sub-
divided in three main sections called tiers, as shown in Figure 1.1 [5]. On
the highest level, the backbone or core tier is used for long-distance trans-
port and to interconnect continents and countries across hundreds to thou-
sands of kilometers in a mesh topology. The metro networks reside at a
lower level and consist of ring topologies that link several COs over tens
to hundreds of kilometers. The access tier provides end-user connectivity.
Access networks typically span several kilometers to tens of kilometers and
are deployed in large volumes. They can be configured in bus, star or ring
topologies [6].
Metro
Access
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Core OLT
Mobile
ONU
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ONUs
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ONU
Figure 1.1: Geographical overview of the network tiers
While the core and metro networks incorporate optical fibers, most access
networks still consist of copper. However, the bulk, low-speed copper ca-
bles can’t cope with the increase in speed demanded by the next generation.
Even though advanced transmission techniques are being used to augment
the data speed towards end-customers, the present, already deployed ac-
cess infrastructure can’t possibly guarantee gigabit rates over distances sur-
passing 500 m. The copper cables pose a limitation, as they suffer from
limited bandwidth, large attenuation and dispersion, added with crosstalk
between different lines. Figure 1.2 shows the line rate of the different dig-
ital subscriber line (DSL) technologies over distance [7, 8]. Despite their
short-distance data rate of over 200 Mb/s, they suffer from a low bandwidth
distance product, which results in a mere 50 Mb/s rate after 1 km of trans-
mission. The emerging G.fast standard does reach a top speed of 1.1 Gb/s
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over a distance of 70 m, however, after 200 m the data rate quickly drops to
200 Mb/s [9]. A medium that is able to follow the data rate increase is the
optical fiber, which can cope with extremely high bandwidths. Compared
with copper, optical fibers have many advantages, which are summarized
in Table 1.1 [10].
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Figure 1.2: Performance characteristics of ADSL, ADSL2+, VDSL1 and
VDSL2 [7, 8]
The legacy copper network can be replaced by an optical access network,
which has a number of possible topologies. The CO can be connected to
subscribers by point-to-point (P2P) fibers. This has the drawback of a high
cost due to the huge amount of fibers needed. To reduce the fiber quantity,
a star topology is used, in which case there is a splitting point, known as the
remote node (RN) close to the end subscribers, which is connected to the
CO. This splitting point can be implemented using an active node that incor-
porates a transceiver per customer which has to be powered and maintained,
while future-proofness isn’t guaranteed. When the splitter is implemented
passively, the network is called a passive optical network. A PON consists
of a single mode fiber-based point-to-multipoint (P2MP) topology, where a
number of optical network units (ONUs) at subscriber side are connected
to the OLT at the CO via passive splitters. The passive infrastructure ben-
efits from a low installation and maintenance cost and reduces the power
consumption, since no power supplies are needed at the RN.
To increase the bandwidth of the subscribers, a fiber to the home (FTTH)
scenario is preferred. In this topology a high speed fiber is distributed to
every subscriber’s premise [11]. Even though this strategy is future proof, it
hasn’t been globally deployed yet due to the economic considerations that
come with laying out such a vast network of optical cables. The equipment
and fibers needed for the deployment, together with the civil works for
installing the fibers are the main contributors to the immense cost. As a
midterm solution a hybrid fiber access is provided by routing fiber to a
cabinet in the street, so called fiber to the curb (FTTC), or to a building
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Small size The total diameter of the core and the cladding is
typically 125 µm, although a protection jacket
brings the total diameter typically to 400 µm.
Coaxial cable has a diameter greater than 6 mm.
For cramped conduits in buildings and under-
ground layout, the advantage of small size is con-
siderable.
Light weight The mass density of silica is about a quarter of
that of copper. Additionally, much less mate-
rial is used, which makes the weight of a finished
fiber 10 to 30% that of a copper cable.
Large bandwidth The potential bandwidth, and hence data rate,
of optical fibers is immense. Experiments have
achieved over 100 Tb/s over one single standard
SMF [12].
Low loss With an attenuation of less than 0.2 dB/km, at
a wavelength of 1550 nm, transmission links of
tens of kilometers with passive splitters are pos-
sible.
Electromagnetically
robust
Optical fibers are not affected by external elec-
tromagnetic fields.
Very low crosstalk No energy is radiated by fibers and very little
light escapes, implying good crosstalk character-
istics.
Difficult to tab High degree of security from eavesdropping.
Low dispersion The dispersion is about 17 ps/(nm.km) at 1550
nm and around 1300 nm it can be 0.
Physical flexibility Optical fibers can be bent. The surface tension
on a fiber is proportional to the ratio of the fiber
diameter and the bend radius.
Photonic, not elec-
tronic
Since the fibers will never generate sparks, they
are safe to use in flammable or explosive envi-
ronments.
Material availability Copper is fundamentally rare and must be mined.
Silica is abundantly available, as it consists of
two most occurring elements: oxygen and sili-
con.
Easy multiplexing A great number of wavelengths can be transmit-
ted over a single optical fiber.
Table 1.1: Advantages of optical fiber

8 CHAPTER 1
OLT, the ONU knows when it is allowed to transmit data, which enables
the synchronization. Furthermore, ranging protocols are implemented to
ensure correct timing by sensing the distance between the OLT and the in-
dividual ONUs.
Since 1995 various TDM-PON standards have been specified by two stan-
dard bodies: the international telecommunications union (ITU) and the in-
stitute of electrical and electronics engineers (IEEE). The first PON stan-
dard came in 1998 with asynchronous transfer mode-based PON (ATM-
PON) and was followed by broadband PON (B-PON) in 2005, which is
an amendment of ATM-PON [14]. The 1Gb/s limit was exceeded by both
gigabit-capable PON (G-PON) [15] and gigabit Ethernet PON (GE-PON)
[16]. Next up were 10 Gb/s links with the 10G-EPON [17] and the XG-
PON (X standing for the Roman number 10) [18] standards. The most
recent standard is the next generation PON2 standard (NG-PON2) [19].
Table 1.2 summarizes the standards and their US and DS data rates.
PON Standard US rate (b/s) DS rate (b/s)
ATM-PON ITU-T G.983 155M 155M
B-PON ITU-T G.983 155M/622M 622M
GE-PON IEEE 802.3ah 1G 1G
G-PON ITU-T G.984 1.25G 2.5G
10G-EPON IEEE 802.3av 1G/10G 10G
XG-PON ITU-T G.987 2.5G 10G
NG-PON2 ITU-T G.989.2 2.5G/10G 4x10G
Table 1.2: Different TDM-PON standards.
All versions use a particular wavelength band for the US transmission and
a separate band for the DS transmission. Such a solution was envisaged
primarily to keep the cost of the access network (especially optical trans-
ceivers) low and to allow for low cost ONUs.
Although the TDM-PON provides higher bandwidth than traditional copper-
based access networks, it is not the ultimate solution. Intensive research
is done to look beyond the 10 Gb/s TDM-PON. The new network con-
cepts aim to increase either the bandwidth per ONU, the network reach,
the splitting ratio or a combination of the above. The implementation
of WDM achieves these goals. In the WDM-PON multiple wavelengths
are supported in either or both upstream and downstream directions. The
ONUs are assigned a downstream and upstream wavelength, as depicted
in Figure 1.5 in which λnu denotes the US wavelength and λnd the DS
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wavelength. A virtual P2P link is established between the ONU and the
OLT. All wavelengths are aggregated onto a single fiber at the RN by a
wavelength-multiplexer, typically an arrayed waveguide grating (AWG).
Compared with a TDM-PON power splitter, the AWG gives reduced loss,
increasing reach and splitting ratio. Each ONU can also operate at a data
rate up to the full bit rate of a wavelength channel. Moreover, different
wavelengths can be operated at different bit rates, hence, different vari-
eties of services can be supported over the same network. At the OLT all
upstream signals are demultiplexed and impinged on a separate RX. Even
though every ONU requires its own dedicated DS-RX, time synchroniza-
tion between the channels is no longer needed. The wavelength channels
can even carry different signal formats as they constitute independent com-
munication channels.
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Figure 1.5: Schematical representation of WDM-PON
The first wavelength grid defined by ITU-T G.694.2 [20] is known as coarse
wavelength division multiplexing (CWDM). This CWDM technology has
a wavelength spacing of 20 nm and 18 channels were assigned between
1271 nm and 1611 nm. Since the transmission medium is the standard sin-
gle mode fiber (SMF), typically the 8 wavelength channels around the 1550
nm wavelength window are utilized as they experience less attenuation, as
shown in Figure 1.6. The CWDM-PON requires no strict wavelength tun-
ing, thanks to its large wavelength spacing. As an effect no thermal control,
such as a thermo-electric cooler (TEC), is needed, making CWDM-PON
a relatively cheap network. Of course the limited number of wavelengths,
and thus of channels, is a disadvantage. To accommodate a larger number
of channels per fiber dense WDM (DWDM) is used. In ITU-T G.692 a
channel spacing of 100 and 50 GHz, or about 0.8 nm and 0.4 nm respec-
tively, were defined between 1528.77 nm and 1560.61 nm [21]. Narrower
channel spacings below 25 GHz are called ultra dense WDM (UDWDM).
With spacings as low as 6.25 GHz, over 1000 channels on a single SMF
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have been achieved [22].
This staggering multitude of different wavelengths does demand a great
number of TXs and RXs at the OLT, which exposes the main drawback
of the (D)WDM network architecture. As a traditional single-wavelength
PON only requires one TX and RX for the down- and upstream signal, the
cost of the OLT is shared by a large number of ONUs. To achieve a cost-,
footprint- and energy-efficient solution in DWDM-PON, close integration
of the TXs and RXs is unavoidable.
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Figure 1.6: Attenuation and dispersion in SMF [5, 6]
For WDM upstream communication, every ONU needs a wavelength-spe-
cific TX. Utilizing wavelength specific lasers would give inventory prob-
lems and increase the burden of network operation and maintenance. In
order to avoid these issues, so called colourless ONUs are used, which
don’t have a fixed wavelength source. This solution benefits from economy
of scale and has lower costs. Typical approaches are described below.
The deployment of a wavelength tunable laser in the ONU is a straight-
forward solution [23]. A multitude of wavelengths can be produced by it,
which makes it viable to be used in every ONU TX. The main downside of
this scheme is the cost of the tunable lasers, which is momentarily too high
to incorporate this light source in the ONUs [24]. Moreover, a deviation
of the wavelength assigned to an ONU would not only degrade the signal
channel of the ONU itself, but also the adjacent channels.
A broad-spectrum source can also be used at the ONU. Spectral slicing
(SS) is then performed on the upstream spectrum by the AWG at the RN
[25]. Even though the source is much cheaper and the SS implementation
is simple, the modulation speed of the broad-spectrum source is typically
low and it has a limited optical power.
Many researchers opt to eliminate the presence of a light source at the ONU.
By placing a continuous wave (CW) light source at the OLT that is modu-
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lated at the ONU, the wavelength generation and management are relaxed
in a controlled environment. Injection-locking uses such an OLT based
CW seed light source. Even though a Fabry-Perot (FP) laser is present at
the ONU, its wavelength is defined by the injected seed light source com-
ing from the OLT. The FP laser modulates the light, then sends the US
signal to the OLT. In this scheme the CW injected light is typically pro-
vided by a multiwavelength light source at the OLT as a centralized light
source. Instead of the injection locked laser, a reflective semiconductor op-
tical amplifier (RSOA) can be used to modulate and amplify the signal at
the ONU [27]. Both schemes, however, suffer from relatively low modula-
tion speeds. Another issue affecting the cost and reliability of the RSOA is
the temperature dependence [28]. Furthermore, the presence of the DS CW
seed light on the fiber causes Rayleigh backscattering, that interferes with
the US signal.
The integration of a(n) (reflective) electroabsorption modulator and semi-
conductor optical amplifier ((R)EAM-SOA) seems to be the solution for
DWDM-PONs. The amplification of the SOA ensures high optical power,
while the EAM modulates the CW seed light and provides a large band-
width. In this way both the reach and customer bandwidth can be increased
considerably. Moreover, the integration of the EAM together with the SOA
enhances the prospect for low-cost manufacturing of the ONUs in high vol-
umes [24]. Using the SOA in saturation gain even reduces the Rayleigh
backscattering [29].
For the DS signal generation at the OLT amulti-wavelength light source can
again be used in combination with colourless TXs, such as REAM-SOAs.
This approach benefits from economy of scale and the light source can
again be placed in a controlled environment without being affected by the
heat generated by the transceiver electronics. Moreover, the scalability for
higher speeds and capacity is simplified, as the channel generator remains
unchanged while the reflective modulators are upgraded for higher speeds.
Because the deployment of a WDM-PON comes with a vast number of
challenges, a hybridWDM-TDMA PON is currently being investigated and
deployed as a transition from TDM-PON towards WDM-PON. Here each
WDM wavelength is further shared by a group of customers using TDM.
NG-PON2 is an example of this hybrid solution.
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1.3 Data centers
Data centers are an essential part of the infrastructure supporting the in-
ternet and the electronic communications sector. They support and sustain
the rapidly growing web-based applications including video content host-
ing and distribution, social networking and large-scale computations (e.g.,
data mining, bioinformatics, indexing). With the rise of cloud computing,
service hosting in data centers has become a multi-billion dollar business
that plays a crucial role in the future information technology industry [30].
Today’s data centers may contain tens of thousands of computers with sig-
nificant aggregate bandwidth requirements, which are the back-bone in-
frastructure and enforce the development of cloud computing. Migrating
systems onto the cloud is an emerging and accelerating trend. The cloud
provides an interface, which enables the execution of a wide variety of ap-
plications on the same hardware platform. Cloud performance hinges on
the computation, storage and network capacity provisioned at the data cen-
ters [31]. Continued growth of cloud applications requires a reliable infras-
tructure as interruptions in digital services will have significant economic
consequences.
Due to the increasing scale of provided cloud services requiring more and
more computing resources, the cloud should be conceived as a multi-data
center environment able to offer orchestrated computing and storage ser-
vices. The provided services should be capable of migrating a service from
one data center to another in order to exploit, for instance, geographical
variations of energy costs. Moreover, to improve the performance as well as
to offer high availability under failure, multiple geographically distributed
data centers need to replicate data that is communicated between the differ-
ent sites by inter-data center links.
This inter-data center replication and redundancy imposes high bandwidth
requirements on the inter-data center links, which are traditionally leased
or owned by the data center itself. Of course these distributed networks
are expensive and even cost more than the internal network of a data cen-
ter [32]. To justify the fiber investments data centers want to achieve as
much capacity as possible. Consequently the, at present typical, 10 Gb/s
per wavelength channel links are no longer profitable and 100 Gb/s links
are expected to be widely used in the near future [33]. However, commer-
cially available centum form-factor pluggable (CFP) transceivers for 100
Gb/s are quite large. The excess dimensions drive a strong demand for
small and cost-effective 100G transceivers, which achieve higher port den-
sity. In most of the current CFP transceivers the optical transmitter section
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consists of four discrete 25 Gb/s EAMs and drivers [34, 35]. These are de-
signed for use over a distance greater than 100 km, as e.g. inter-data center
communication. To enable the miniaturization of the transmitter section, a
compact 4 by 25 Gb/s optical transmitter module requires the close integra-
tion of the drivers and the EAMs.
Even though transceivers with four 25 Gb/s channels deliver a spectral effi-
ciency that is 2.5 times greater compared to 10 Gb/s DWDM systems, co-
herent detection can yield an even greater spectral efficiency, requiring only
a 50 GHz channel for 100 Gb/s transmission. Coherent technologies com-
bined with digital signal processing (DSP) have a number of advantages
such as improved noise tolerance, distortion compensation and polarization
demultiplexing, which leads to supported reaches up to 1000 km [36]. On
the other hand, the coherent transceivers are expensive, large and power
hungry.
The optical duobinary (ODB) modulation scheme is a good candidate for
data center applications. Thanks to its reduced bandwidth requirements, the
TXs can work with cheaper 10 Gb/s optics at 25 Gb/s and the RXs employ
simple direct detection. ODB is also more resilient to dispersion than a
standard on-off keying scheme and offers closer channel spacing such that
25 Gb/s can be transmitted with a 25 GHz channel spacing.
However, one of the remaining issues in reaching the indispensable size re-
duction of 100 Gb/s transceivers is the power consumption. Downsizing the
module increases the heat generation density [34]. A smaller package thus
requires a reduced power consumption, while the module performance still
needs to be ensured. A power reduction is naturally also beneficial for the
operational costs of data centers, as the electrical utility costs are estimated
at about 15% of the total costs [37]. Additionally, the reduction in power
has an ecological purpose as well. In 2010 electricity used in global data
centers likely accounted for between 1.1% and 1.5% of global electricity
use [38]. Even though the rate of growth in electricity consumption slowed
down from doubling between 2000 and 2005, to an increase of about 50%
in the following 5 years, the continuously increasing trend doesn’t seem to
stop. The rack density increase in less developed markets will endow the
rising tendency.
1.4 Overview of the work
This dissertation is based on the research the author has conducted over the
last 4 years at the INTEC Design laboratory of the department of informa-
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tion technology (INTEC) at Ghent University.
The INTEC Design laboratory offers young engineers a PhD training in
advanced electronics, including the specification, design and testing of ad-
vanced electronic hardware, firmware and embedded software. Through
collaboration with industrial partners, real-world problems are tackled. This
gives the graduate the opportunity to process through the entire design cy-
cle, from extensive study to realisation of the first prototype and thorough
testing. The main applications concern RF and broadband communication,
including fiber optics.
This work in particular was based on the author’s research performed in the
framework of the FP7 ICT project C3PO (Colourless and Coolerless Com-
ponents for low Power Optical Networks). The C3PO project was funded
by the European Commission through the Seventh Framework Programme
FP7. The C3PO project aimed to develop a new generation of green Si-
photonic compatible components with record low power consumption, that
can enable bandwidth growth and constrain costs. A radically different and
power-efficient 100 Gb/s throughput solution was proposed that was based
on colourless, coolerless and reflective photonic integrated transceiver mod-
ules and optical switches. The project demonstrated the concepts of build-
ing next generation access, metro and storage area networks at 100 Gb/s
and 10-channel WDM-PON networks using reflective photonic prototypes,
verifying that its system and network concepts can be successfully imple-
mented. C3PO hardware can be deployed for building next generation
high-speed metro nodes collocated with optical access terminals, signifi-
cantly reducing complexity and cost in architectures where fiber reaches
the end-user.
Figure 1.7: WDM-PON envisioned by C3PO project
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C3PO envisioned building high-capacity access networks that circumvent
the requirement for tunable lasers by employing reflective photonic com-
ponents. As shown in Figure 1.7, at the OLT, the transmitting part is based
on reflective TX arrays with a multi-wavelength optical channel generation
providing all the required wavelengths. Such multi-wavelength sources are
also used to provide carrier signals for the upstream signal in the WDM-
PON. These CW carriers are modulated with the downstream data and are
remodulated with user traffic at the ONU, where they are reflected back and
fed into an array of receivers at the OLT. In this way, a tunable light source
is avoided at the customer end.
The author’s contribution to this project was the development of the ultra-
low power 10-channel 11.3 Gb/s per channel electronic driver arrays re-
quired to modulate the reflective optics (R-EAMs). The necessity to achieve
ultra-low power was demanded by the desire to reduce the overall power
consumption, enable close integration and omit the power hungry cooling.
1.5 Outline of the dissertation
This chapter describes PONs and proposed WDM as the solution for the
necessary bandwidth growth of the access network. Compact >100 Gb/s
integrated low power transmitter arrays are introduced for a cost-effective
architecture of WDM-PONs and inter-data center communication. Chap-
ter 2 describes different possibilities of transmitting and modulating light.
Chapter 3 focuses on the electronics of optical transmitters with an explana-
tion of the typical topology of a modulator driver. It discusses driver power
dissipation, while concentrating on potential power consumption reduction
techniques for different topologies. Based on these insights the integrated
driver arrays were conceived. The design and results of a 10-channel 11.3
Gb/s per channel EAM driver array are detailed in Chapter 4. To the best of
our knowledge this driver array is the first in its kind and achieves the low-
est power consumption for an EAM driver so far reported. Furthermore, a
description of the duobinary modulation scheme and its generation is given
in Chapter 5. Chapter 6 reports the design and results of 2 generations of
2-channel 28 Gb/s per channel duobinary EAM driver arrays. To the best of
our knowledge, the proposed ICs are the fastest modulator driver including
on-chip duobinary coding, reported so far. Finally, this dissertation ends
with the conclusions in Chapter 7.
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Optical transmitters
2.1 Introduction
One of the key components in optical communication is the optical trans-
mitter (TX), consisting of a directly modulated light source or a light source
with an external optical modulator. The light can be modulated by changing
its intensity, frequency, phase or polarization. We will mainly consider the
change of the light’s instantaneous power, also denoted as intensity modula-
tion (IM). IM consists of intervals of high or low optical power, coinciding
with ‘1’ or ‘0’ bits. The modulation can be performed directly or indirectly.
In the case of direct or internal modulation the bias point of a laser or light
emitting diode (LED) is adjusted directly by an applied electrical signal,
representing a data stream. With indirect or external modulation an addi-
tional device or modulator is needed. In this arrangement a light source
transmits a continuous stable light signal, with the modulator attached to
the optical output. The electrical data stream acts on the modulator, that
modulates the light passing through.
2.2 Optical light sources
First of all, we will explain the basic concept of the generation of light in
semiconductor light sources. Consider Figure 2.1, where the energy levels
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E1 and E2 respectively correspond to the ground state and the excited state
of atoms in a medium. Two fundamental processes induce the emission of
light: spontaneous emission and stimulated emission. In the case of sponta-
neous emission excited atoms return to the ground state and along the way
photons are emitted in random directions with no phase relationship among
them [1]. The energy of these photons is E2 − E1 or hv with h the Planck
constant and v the photon frequency. On the other hand stimulated emission
is initiated by an existing photon, which causes an excited atom to return to
the ground state, resulting in more emitted photons. The photons emitted
by stimulated emission not only match the initiating photon in energy and
frequency, but also in other characteristics, such as the direction of prop-
agation. In this way it is said that stimulated emission results in coherent
light, while spontaneous emission leads to incoherent light.
E1
E2
hv
E1
E2
hv
hv
hv
(a) (b)
Figure 2.1: Fundamental emission processes: (a) spontaneous emission (b)
stimulated emission
For long reach optical communication the ideal light source is compact,
monochromatic, stable, and long lasting (many years). In practice, there are
no perfectly monochromatic light sources; there are merely light sources
that generate light within a very narrow band of wavelengths. Stability of
a light source implies constant intensity level (over time and temperature
variations) and constant wavelength (no drift).
A number of characteristics need to be introduced before going deeper into
the advantages and disadvantages of direct and indirect modulation.
Extinction ratio (ER): In the ideal case there is no light emitted when
a ‘0’ bit is transmitted. In reality the transmitter doesn’t totally shut off and
there is always some remaining optical power present. For a typical two-
level modulation format, this undesired effect is quantified by the extinction
ratio:
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ER =
P1
P0
(2.1)
where P1 and P0 are the optical powers emitted for respectively a ‘1’ bit
and a ‘0’ bit [2]. The ER is usually expressed in dB using the formula
10log(ER). In the ideal case the ER would be∞, but for high speed direct
modulation it has a maximum in the range of 9 to 14 dB, whereas indirect
modulation can reach an ER of over 15 dB [3].
Spectral linewidth: The energy of a photon determines its wavelength
as E = hv, with v the photon frequency, which is the ratio of the speed of
light, c, and the wavelength, λ. In an ideal case, a single mode light source
emits all photons with the same energy, and thus the same wavelength, it
is said to be monochromatic. However, in reality, the light is not truly
monochromatic. Due to e.g. spontaneous emission coupling in laser mode
a variation in wavelength is caused. In this way the generated light consists
of a narrow band around a single, central wavelength. The width of this
band is called the linewidth of the single mode light source [4].
Chirp: The modulation process doesn’t only change the light ampli-
tude. In most light sources also the phase and frequency of the light is
altered during IM. This undesirable frequency modulation leads to a sort
of wavelength jitter and noise, which broadens the linewidth and is known
as chirp. A good example is the directly modulated laser diode. The laser
diode is driven by a current that changes the refractive index of the lasing
medium when the output amplitude is changed. As a consequence the emit-
ted wavelength is shifted.
Considering a perfect monochromatic light source and a perfect intensity
modulator, for non-return-to-zero (NRZ) modulation the optical spectrum
of the output looks as shown in Figure 2.2(a). The 3-dB bandwidth, ∆f ,
of one sideband is about half the bit rate, B/2, leading to a full bandwidth
equal to the bit rate. This gives the following wavelength linewidth:
∆λ =
λ2
c
∆f ≈
λ2
c
B (2.2)
However when there is optical chirping the spectrum broadens as shown in
Figure 2.2(b) and the linewidth becomes:
∆λ ≈
λ2
c
√
α2 + 1 ·B (2.3)
where α is known as the chirp parameter or linewidth enhancement factor,
with a typical value of 4 for a directly modulated laser [5].
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Figure 2.2: Optical transmitter spectrum of NRZ: (a) ideally vs. (b) chirped
Since chromatic dispersion exists in single-mode fibers, a wide linewidth
is problematic. Dispersion is a consequence of different wavelengths trav-
elling at different speeds through a fiber. It is specified by a change in
group delay per nm wavelength and km fiber. The dispersion parameter D
is typically measured in ps/nm/km. Chromatic dispersion causes the optical
pulses to spread out quickly in a dispersive medium such as a single-mode
fiber. In addition, a narrow linewidth is favorable for a reduced channel
spacing in DWDM systems, in which 50 GHz spacing (0.4 nm) and below
is becoming the trend [6].
Chirp can be subdivided into 2 different types: transient chirp and adia-
batic chirp. Transient chirp only exists when the emitted power varies with
time, during transitions of the applied electrical signal. As shown in Figure
2.3(a), the frequency deviations occur only at the slopes of a pulse. With
respect to the flat part of the pulse, the rising edge propagates faster and
the falling edge slower. Adiabatic chirp, on the other hand, is responsible
for the different emission frequencies observed under steady state, Figure
2.3(b). With an increase in optical power comes a proportional increase in
output frequency. With a positive fiber dispersion coefficient this causes
a faster rising edge at the fiber output than at the input and analogously a
slower falling edge. Figure 2.3(c) shows an illustration of pulse distortion
due to the interaction of a combination of both chirp components with fiber
dispersion [7].
Below is a short description of the most used and best known laser diodes
[8].
Fabry-Perot (FP) laser In an FP laser the resonance is based on the
Fabry-Perot principle. The cavity is formed by 2 reflecting facets.
It is an multiple-longitudinal mode (MLM) laser with a quite large
spectral linewidth of typically 3 nm.
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Figure 2.3: Illustration of chirp-dispersion induced pulse distortion: (a)
transient, (b) adiabatic, (c) both chirp components
Distributed feedback (DFB) laser A DFB laser is similar to an FP laser
but it has a built-in grating acting as a reflector. This grating provides
distributed feedback and selects only one wavelength, making it a
single-longitudinal mode (SLM) laser with a very narrow linewidth
in unmodulated operation of less than 0.001 nm. This makes it ideal
as continuous wave (CW) source for indirect modulation, but DFB
lasers are also widely used for direct modulation.
Distributed Bragg reflector (DBR) laser The DBR laser looks like an
FP laser, but with wavelength-selective Bragg mirrors instead of the
facets. The wavelength selectivity makes this an SLM laser. The
DBR laser properties are similar to those of an DFB.
Vertical cavity surface-emitting laser (VCSEL) The VCSEL doesn’t
emit light at the edge of the chip, but perpendicular to the wafer sur-
face. It has a very short gain medium using Bragg mirrors. The
short cavity length only exerts one wavelength, making the VCSEL
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an SLM laser. The linewidth is larger than for DFB/DBR lasers at
about 1 nm. However, VCSELs are easy to test and package at lower
cost. In addition, VCSELs operate at lower current (max. 10-15 mA),
so lower power consumption compared to FP/DFB/DBR lasers.
Semiconductor quantum well (QW) laser QW lasers have an active la-
yer ten times smaller than bulk active region lasers. As a result small
currents produce large amounts of coherent light within a narrow
linewidth.
2.3 Direct modulation of a semiconductor light source
Direct or internal modulation alters the optical output power of a light
source by adjusting its operating current. In this way it is a current driven
process without the need for other components except for a driver that mod-
ulates the current. It is a compact solution, but in general gives worse per-
formance than external modulation with respect to ER, chirp, linewidth and
bandwidth. A number of different sources exist.
A LED is a monolithically integrated p-n semiconductor device or diode.
When voltage is applied across its two terminals, it emits light through
spontaneous emission. It is an incoherent multi-mode light source with a
large angular spread and a wide spectral width of 30-60 nm. Both its band-
width and output power are low at about 1 Gb/s and 10 µW respectively.
Despite these drawbacks, the LED remains a widely used light source for
short distances. It is fairly simple to fabricate, cheap, very reliable and
has proven to be very resilient to gradual degradation. The LED lacks the
temperature-dependent threshold current typical for lasers and its light out-
put against current is less affected by temperature [9]. This also makes
it easier to drive as temperature compensation is unnecessary. Finally, as
shown in Figure 2.4, a LED has a practically linear light output against
current, which is beneficial for analog modulation.
Compared to LEDs, laser diodes emit light through the process of stimu-
lated emission. Strictly speaking they amplify light, as is evident from the
acronym LASER, which stands for light amplification by stimulated emis-
sion of radiation [10]. Photons traveling through the laser medium induce
a cascaded and rapid process, in which excited atoms drop from their high-
energy state to a low-energy state and release energy in the form of light.
Simply put a single photon with the right properties causes many photons to
follow. The stimulated photons are generated in an active material, placed
inside a cavity. Inside of the cavity the photons are reflected back and
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Figure 2.4: LED light output power vs. drive current
forth and a strong coherent monochromatic beam is formed. In this way
the cavity operates as a reservoir with positive feedback through stimulated
emission. This process is started by spontaneous emission, which causes
incoherent light. However, when the energy pumped into the cavity is large
enough, lost photons are replenished, a large positive gain is achieved and
stimulated emission starts the lasing action. This is shown in Figure 2.5,
where light amplification starts from a certain threshold. In this case a cur-
rent driven laser diode is assumed, with a current threshold Ith. Above the
threshold the output power grows approximately linear with the current.
This is quantified by the slope efficiency of the laser, which is the change
in output power divided by the change in current. Again for larger drive
currents the output starts to saturate. Note that for direct modulation of the
laser diode a bias current needs to be introduced to overcome the threshold
current. Figure 2.5 also shows the lasers dependency on aging and temper-
ature. As the laser becomes older or its temperature increases, the threshold
rises and the slope efficiency lowers.
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Figure 2.5: Laser diode light output power vs. drive current
The wavelength of the emitted light is defined by the grating period and the
laser medium material. If there is sufficient difference in threshold gain be-
tween the longitudinal modes of the laser, it is called a SLM laser. When the
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laser cavity oscillates at several frequencies simultaneously, it is an MLM
laser [11].
The laser medium can be a gas, a liquid, an amorphous solid or a semicon-
ductor [12]. The semiconductor laser is also called injection laser, junction
laser or laser diode and is most frequently used for high speed communi-
cation. This is because of its many advantages, such as the compact size,
wavelength tunability along with a narrow spectral linewidth, high stability
and high efficiency. For example a HeNe gas laser consumes 10 to 20 W,
while a semiconductor laser diode requires less than 0.5 W of power [13].
Thanks to the exploitation of the stimulated emission, the laser diode is ca-
pable of emitting a high optical power of around 100 mW. The spatially
coherent nature of the emitted light induces a narrow angular spread of the
output beam. This permits a high fiber coupling efficiency. Moreover, the
laser diode is a very efficient component that is easily modulated by modu-
lating the forward current through the diode, whereas other lasers need e.g.
optical pumping to emit light. The relatively narrow spectral width of emit-
ted light allows operation at high bit rates, since fiber dispersion becomes
less critical for such an optical source. In addition, the semiconductor laser
can achieve direct modulation at high frequencies (up to 25 GHz) as it has
very short photon lifetimes associated with the stimulated emission. Be-
cause of the superior performance over LEDs, laser diodes are the most
important light sources for fiber optical communication systems.
2.4 External modulation
As explained in the introduction, external modulation requires an additional
modulator to modulate the CW light from a laser or LED. There are two dis-
tinct types of modulators: the electro-optic modulator (EOM) and the elec-
troabsorption modulator (EAM). In EOMs the refractive index of a wave-
guide material is altered by inducing an electric field across it. For EAMs
an electric field is also employed, but in this case the material absorption is
modified. For both devices the electric field is produced by the introduction
of a voltage.
2.4.1 Electro-optic modulator
The working principle of EOMs is known as the Pockels effect [14]. This is
a linear electro-optic effect in which the refractive index of the used mate-
rials is modified through an external electric field. Moreover, the refractive
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index changes proportionally to the applied voltage and this happens in-
stantaneously, i.e. within the range of a few femtoseconds (10−15 s). Phase
modulators are a straightforward application of this effect: they employ a
voltage to modulate the refractive index of waveguides and hence induce
a phase shift to a propagating light wave. To achieve intensity modula-
tion the phase modulation must be transformed by using an interferometric
structure. The most popular EOM is based on such a structure: the Mach-
Zehnder modulator (MZM), founded on the homonymous Mach-Zehnder
interferometer (MZI). EOMs can be fabricated out of several electro-optic
materials. Lithium-niobate (LiNbO3) is the most general building mate-
rial, but also other piezoelectrics, semiconductors or polymers can be em-
ployed [11].
V(t)
Pin outP
Figure 2.6: MZM with electro-optic material in one arm
The MZM consists of 2 arms, in which constructive or destructive interfer-
ence can be obtained by a phase shift in between both arms. If the phase
shift is 0◦, the interference is constructive and the optical output is high.
When the phase shift is 180◦, the interference is destructive and the optical
output is low. In its simplest form only one arm is equipped with electro-
optical material, as shown in Figure 2.6. Assuming the optical input power
Pin is split equally at the input, the light is equally combined by the output
couplers and there is no internal loss, the output is:
Pout = Pincos
2φ(t)− φ0
2
(2.4)
with φ(t) and φ0 respectively the phase shifts experienced by the light in
the upper and lower arm of the device in Figure 2.6 [15]. The phase shift in
the upper arm depends on the refractive index, which itself depends on the
applied external electric field exerted by a voltage V(t). By applying a time
dependent voltage, the output is time dependent and a continuous optical
input is modulated according to V(t). The phase shift value depends on
many different parameters, such as geometry and material. The half-wave
voltage, Vpi, makes abstraction of these parameters and is defined as the
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voltage needed to induce a phase shift of pi. The electro-optically induced
phase shift φ(t) can therefore be related to the applied voltage:
φ(t) = pi
V (t)
Vpi
(2.5)
Figure 2.7 shows the optical output power as a function of the applied drive
voltage together with the periodic transfer function. For binary intensity
modulation, such as NRZ, the peak-to-peak drive voltage is ideally chosen
equal to Vpi for optimal ER and output power. To achieve this optimal
operation, the MZM needs to be biased correctly by a DC-voltage equal
to Vbias. From Equation 2.5 it is, however, evident that the induced phase
shift is time dependent. Consequently, the single arm drive Mach-Zehnder
experiences phase modulation, which is equivalent to frequency chirping.
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Figure 2.7: MZM transfer function and output as a function of drive voltage
This issue can be overcome by a dual drive MZM, where both arms have
electro-optic material and are driven by 2 separate voltages, V1(t) and V2(t).
In this case the phase becomes:
φ(t) = pi
V1(t) + V2(t)
Vpi
(2.6)
The phase is still time dependent, unless the sum of V1(t) and V2(t) is a
constant, leading to:
dV1(t)
dt
= −
dV2(t)
dt
(2.7)
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principle infinite. Obviously this isn’t the fact as some bandwidth limita-
tions do exist in the device. The reason is the small change of the refractive
index. This necessitates a long interaction length between the optical wave
and the electrical driving signal in order to acquire a sufficient phase shift
for switching the modulator between the desired output states. Since the
optical wave travels at the speed of light, travelling wave electrodes are
needed for the drive signal to assure efficient interaction at high frequen-
cies. However, the velocity of the optical and electrical signal are different,
due to a different dielectric permittivity at optical and microwave frequen-
cies. This causes the bandwidth limitations.
Thanks to the implementation of the travelling wave electrodes, the MZM
looks like a transmission line from an electrical point of view. This results
in the electrical signal to be free of bandwidth limitation in the modulator.
In general the transmission line impedance is 50 Ω, allowing the use of
standard connectors and cables.
Typically, MZMs can transmit 40 Gb/s, with a number of commercial de-
vices available today requiring a half-wave voltage between 2.5 and 7 Vpp
[16, 17]. It is even possible to find commercial MZMs able to transmit
80 Gb/s [18]. While the chirp-free operation of a MZM is a major advan-
tage, sometimes chirp is desired for optimal transmission. In optical fiber
systems operating in the non-zero dispersion window of fibers at 1.5 µm a
modulator with negative chirp is needed for optimal performance [19, 20].
Another advantage of the MZM is its high ER in the range of 15 up to 20
dB [5]. In the case of lithium-niobate devices, also wavelength independent
modulation characteristics and relatively low insertion losses of around 5
dB, make the MZM the most favorable option [21].
The main disadvantages are the large peak-to-peak drive voltages needed
and large dimensions. Furthermore the operation of the MZM is tempera-
ture and age dependent, as is the case for laser diodes. The dependency is
expressed by a horizontal drift of the transfer function shown in Figure 2.7.
To counter this drift a bias controller is typically employed. For this reason
a separate bias pin is added to the package [17].
2.4.2 Electroabsorption modulator
An EAM works on the principle of the Franz-Keldysh effect (FKE). This
effect causes the effective bandgap of a semiconductor to decrease when
an increasing electric field is applied. In the absence of an electric field
the energy needed to promote an electron to the conduction band is too
large for the photons of the transmitted laser light. As an effect no photons
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are absorbed and the EAM remains transparent. By applying a voltage an
electric field is induced, which starts to bend the energy levels, reducing the
energy bandgap. When the applied voltage is sufficiently large, the photon
energy is large enough to promote the atoms. This leads to absorption,
rendering the EAM opaque.
The active region of the EAM can also be structured as a multi quantum
well (MQW) which exploits the quantum confined stark effect (QCSE).
The principle of this effect is similar to the FKE, but more intricate as
the quantum wells exhibit a band structure with several subbands. Due
to these subbands the absorption is polarization dependent. The absorption
is stronger for QCSE than it is for FKE and it is optically narrowband. This
gives QCSE-based modulators the possibility to modulate a single channel,
making them more convenient to be integrated together with a laser source.
The principal materials for fabricating EAMs are III-V semiconductors,
which are configured in a positive-intrinsic-negative (PIN) doped struc-
ture [22, 23]. This PIN-diode is similar to a PN-diode with a wider deple-
tion region integrated by a lightly doped intrinsic layer. The extra intrinsic
layer improves the frequency response and the high-frequency efficiency,
without the need of an excessively large reverse voltage. As the layer has a
higher optical refractive index than the surrounding p- and n-type layers, it
supplies optical confinement, acting as a waveguide.
VM
Pout
ER
V
V BIAS
SW
Figure 2.9: Typical EAM switching characteristics with ER, voltage swing
and bias voltage indicated
Figure 2.9 shows a typical switching characteristic of an EAM. This rep-
resents the relationship between the optical output power and the applied
voltage, VM . While the required switching voltage, VSW , is relatively low
with a typical value of 2.5 Vpp, the ER is limited to a range of 11 to 13
dB [8, 24]. Figure 2.9 also indicates that a certain reverse bias voltage,
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VBIAS , can be set e.g. to optimize the ER or the chirp. While the region
covered by the VSW is linear in Figure 2.9, this isn’t the case in reality. Even
though the switching characteristic is linear in a small region, it doesn’t pro-
duce a satisfactory ER, forcing non-linear operation. As a consequence the
non-linearity causes pulse-width distortion (PWD) in the optical domain.
PWD is the shortening or lengthening of output pulses relative to their ideal
width of one unit interval (UI). A perfectly symmetric electric pulse with a
certain rise- and fall-time is transformed into a non-ideal pulse that is wider
or narrower, as shown in Figure 2.10.
0%
50%
100%
Electrical
Input
Optical
Output
EAM
UI UI
Figure 2.10: Example of PWD
From an electrical point of view the EAM is a reversed diode, which comes
down to a mostly capacitive device when the CW laser is off. Turning on
the laser generates a photocurrent, resulting in a non-linear photoresistance
shunted with a capacitive load. The EAM photocurrent is large when the
device is absorbing and thus opaque, but small when the reverse voltage is
low and practically no absorption takes place. Generally an EAM is pack-
aged in parallel with a 50 Ω load resistor to match the transmission line
connecting the driver and the EAM. This load in parallel with the EAM ca-
pacitance (and the driver output impedance) causes a bandwidth limitation.
This limitation introduces a trade-off. Reducing the EAM length lowers
its capacitance and improves the bandwidth, but it also lowers the absorp-
tion and consequently increases the required switching voltage to achieve
the desired ER. Reducing the intrinsic layer thickness improves the switch-
ing voltage, but at the same time it enlarges the capacitance, lowering the
bandwidth.
The RC bandwidth limitation can be resolved by incorporating the RF elec-
trode as a transmission line, creating a distributed electroabsorption mod-
ulator. The transmission line runs in parallel with the optical waveguide
and causes the modulating microwave signal to co-propagate with the op-
tical signal. The distributed EAM does have a number of drawbacks. It
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has a high optical insertion loss, limiting the length to a few hundred µm.
Also the RF propagation loss is very high due to the heavily doped lay-
ers. Finally, the velocity mismatch between the RF and the optical signal is
quite large, which does cause limitations on the bandwidth. Because of the
limited length, however, this limitation can be overlooked.
The chirp of an EAM is defined by the material it is made of. Where in
MZMs the chirp is geometry dependent and can be eliminated, in EAMs it
always exists. However, it is smaller than in the case of directly modulated
lasers, as it only consists of transient chirp and no adiabatic chirp is present.
By introducing a clever design it can be reduced or made negative.
The main advantage of EAMs over MZMs is their small switching volt-
age and small size. Moreover, they can be easily integrated together with
a laser, as both devices are made on the same semiconductor substrate.
This leads to a compact transmitter package known as an electroabsoption
modulated laser (EML). Typically, the fiber-to-fiber insertion loss for stand
alone EAMs is also high at about 10 dB. This is due to the optical coupling
loss with fibers [25]. EMLs have a reduced insertion loss, as the high loss
at the input fiber to the EAM chip interface is avoided. To achieve a high
ER or zero chirp a MZM is preferred. Considering the bandwidth, both
devices are more or less equal. The EAM isn’t as wavelength independent
as the MZM, but typically works across a wide window of 20 nm.
2.5 Conclusion
In light of high speed low power consumption transmitters for metro and
long reach access networks the EAM seems the most fitting solution. The
EAM provides indirect modulation with low chirp, high speed and high
signal quality, necessary for the transmission over tens to hundreds of kilo-
meters. Furthermore, the external modulation is quasi-wavelength indepen-
dent, which is beneficial for WDM-PON implementation in combination
with a multi-wavelength source. Compared to MZMs, the drive voltage
required by the EAM is typically low. Moreover, the EAM’s small form
factor makes it easier to employ into an array.
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3
Modulator driver topologies and power
consumption
3.1 Modulator driver circuit
In what follows we will go deeper into the design of a typical modulator
driver amplifier. The main building blocks will be discussed and the most
important properties will be examined. The focus will lie on bipolar tran-
sistor designs as the realized circuits use bipolars. Even though making
the amplifier distributed is a good method in designing a modulator driver,
we will not examine this option. The main reason is the bulky dimensions
of this type of amplifier, which makes it impossible to use in an array of
drivers.
Since the driver array design requires minimum power consumption per
driver, a number of possible driver topologies is examined for power con-
sumption reduction techniques.
3.1.1 Output stage
Typically the last driver stage is based on a current steering circuit, simi-
lar to an invertor in the current-mode logic (CML) family. The circuit is
shown in Figure 3.1 and is also denoted as a differential pair. By varying
the input voltage, the tail current IMOD is switched through either the right
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or left transistor. Due to the high speed in combination with the large cur-
rents needed, it is typically implemented with bipolar junction transistors
(BJT), but it can also utilize field effect transistors (FET), cfr. Section 4.3.
Equation 3.1 derives the required differential input voltage to achieve full
switching of the modulation current IMOD for a BJT circuit without de-
generation. Since full switching requires IC1 to be equal to IMOD and IC2
to be 0 (or vice versa), the fraction of currents in the last step of Equation
3.1 becomes 1. Considering that tanh(4) ≈ 1, a differential input swing of
about 8 times the thermal voltage VT is sufficient. At room temperature this
adds up to 200 mV. For a FET circuit the required swing is dependent on
the transistor dimension and the tail current.
Vin1 − Vbe1 = Vin2 − Vbe2 ⇔
∆Vin = VT ln(
IC1
IS
)− VT ln(
IC2
IS
) ⇔
∆Vin = VT ln(
IC1
IC2
) ⇔
IC1
IC2
= exp
∆Vin
VT
⇔
IC1 − IC2
IC1 + IC2
=
exp(∆Vin
VT
)− 1
exp(∆Vin
VT
) + 1
⇔
IC1 − IC2
IMOD
= tanh(
∆Vin
2VT
) (3.1)
Vcc
IMOD
Vin1 Vin2
Vbe2
Vbe1
RL RL
Figure 3.1: BJT current steering circuit or differential pair
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The implementation of the differential pair has a number of advantages [1]:
• The modulation swing is easily controlled by changing the tail cur-
rent.
• The voltage across the tail current is set by the common mode (CM)
voltage of the input and it remains essentially constant no matter
which arm is sourcing current. As an effect current variations are
limited.
• The differential design is insensitive to input common mode noise,
which leads to low jitter operation.
• The total current remains constant, minimizing the generation of power
supply and ground bounce due to parasitics.
3.1.2 Back termination
In most cases the driver chip and the actual EAM chip lie relatively far
apart. Both devices are then connected by a transmission line that has a
certain characteristic impedance [2]. The most commonly used character-
istic impedance is 50 Ω, so a 50 Ω resistor is packaged in parallel with
commercial EAMs, as mentioned in Section 2.4.2. By matching the EAM
load to the transmission lines characteristic impedance, reflections from
the load end of the transmission line are minimized. However, since the
EAM is capacitive, a mismatch occurs at higher frequencies and a reflected
wave will propagate back to the driver. In case of an open collector at the
driver, the output impedance is high, producing a second reflection towards
the modulator. This deteriorates the signal quality by the addition of jitter
and a reduction in ER. To assure good matching between both devices, the
driver output impedance should also be chosen 50 Ω. The driver output
resistance is determined by the load resistor of the differential pair, RL in
Figure 3.1. It is called the back termination resistor as it terminates the
transmission line at the driver side. Every wave that is echoed back due to
a load mismatch is absorbed by the back termination resistor, preventing
double reflections. Of course this resistor increases the modulation current,
and with it the power consumption. The current is even doubled compared
with an open collector output, when the same swing is attained. An active
back termination can reduce the power consumption and will be discussed
in Section 3.2.5.
In case the driver chip and EAM chip are co-designed, they can be placed
close together or copackaged, allowing direct bonding or 3D stacking. The
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main advantage of keeping the devices in close proximity is the nullification
of reflections. When the length of the interconnect is beneath a 20th of the
wavelength of the data signal, it is no longer considered as a transmission
line and matching considerations can be ignored [3]. In doing this, the
power consumption can be reduced, as will be examined in more detail
later on.
3.1.3 Bandwidth and parasitics
The presence of the back termination does have a positive effect on the RC-
constant of the output. The shunting of the resistors lowers the impedance,
which increases the possible bandwidth, thanks to a lower RC product. Of
course the driver design, also has a major effect on the bandwidth. Due
to the required high current levels, the differential pair transistors are large
devices contributing a great amount of (parasitic) capacitance. In com-
bination with IO-pads, ESD-protection diodes and wide traces, needed to
support the large current flow, the total parasitic capacitance at the output
of the driver can be as large as 200 fF. This will have a significant influence
on the bandwidth of the driver.
On the other hand, parasitic inductance exists in long traces and bondwires.
This inductance can be used as series peaking to increase the bandwidth
[4]. Keeping these factors in mind, it becomes difficult to calculate the
theoretical bandwidth of the driver without simulation tools.
3.1.4 Predriver
As already mentioned previously, the output stage uses large transistors
to switch the large currents needed in achieving the desired swing. As a
result, the output driver has a substantial input capacitance. A typical on-
chip block, e.g. a retiming block, generally isn’t designed to drive such a
capacitive load. Moreover, if the output driver stage was directly driven
from off chip, the input capacitance would induce poor matching, making
the input prone to reflections. Furthermore, the current steering output stage
ideally switches all or nearly all of the modulation current. A large input
swing is required to assure this. Even though an input voltage swing of
200 mV is potentially sufficient for a bipolar differential pair. This doesn’t
include the possibility of degeneration, which would enlarge the requisite
swing. A FET implementation could require a small swing when large
devices are used, but this increases the input capacitance significantly.
To resolve these issues a block, known as the predriver, is used to drive the
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output stage. The predriver must be able to drive a high capacitive load,
while having a small input capacitance. Meanwhile the predriver’s output
swing needs to be sufficiently large to assure full, or near full, switching. In
general, the design of the predriver is optimized together with the transistor
size of the output stage to acquire optimal signal quality [5].
Vcc
I'PWC
Vin
IPWC
Vout
Figure 3.2: A simple predriver circuit
Most predrivers consist of a current steering stage followed by an (emit-
ter) follower or a cascade of followers, as shown in Figure 3.2 (the current
sources IPWC are explained in Section 3.1.5). The current steering stage
produces an output smaller than the driver output stage, while employing
load resistors with larger values. Consequently the tail current is limited,
leading to relatively small transistors and thus a small input capacitance.
To reduce the input capacitance even further a follower can be added at the
input. The output followers ensure a low output impedance, enabling the
predriver to drive a large capacitive load at high speeds. In a practical im-
plementation, multiple cascaded emitter followers may be used to provide
more impedance transformation and level shifting [6, 7]. Furthermore, mul-
tiple gain stages can be implemented to establish sufficient output voltage
swing [5, 8].
The modulation current of the output stage usually is programmable, mak-
ing the desired predriver output swing variable. This can be resolved by
changing the predriver tail current according to the change in the modu-
lation current [7]. Also the common mode voltage at the output of the
predriver is critical. If it is too low the driver output stage’s tail current
source will be pushed into saturation. If it is too high the differential pair’s
headroom might become too small. Typically, a number of bandwidth en-
48 CHAPTER 3
hancing techniques can also be employed in the predriver [9], but these
won’t be discussed here.
3.1.5 Pulse width control
In Section 2.4.2 it was noted that the EAM usually isn’t linear, which causes
pulse width distortion in the optical output. The predriver can incorporate
pulse width control (PWC), which minimizes the distortion and compen-
sates for the PWD. Mostly a pulse width controller operates by introducing
a variable offset voltage. In this way the electrical signal becomes predis-
torted, improving the optical signal quality after electrical to optical con-
version, as shown in Figure 3.3. In addition, possible random offsets of the
predriver can be dealt with by the PWC as well.
Original
differential
signal
Differential
signal with
offset
Predistorted
electrical
signal
Offset
Figure 3.3: Operation of PWC
The control can be simply implemented with 2 adjustable current sources,
as shown in Figure 3.2, labeled as IPWC . Of course this implementation
limits the amount of compensation as a too large PWC current will diminish
the differential output, hindering the output stage from fully switching.
3.1.6 Collector emitter breakdown voltage
The large output swings that are required to drive EAMs can damage the
transistors of the circuit. Especially at high bit rates the technologies are
scaled down, which makes them more sensitive to breakdown. CMOS
(complementary metal oxide semiconductor) FET technologies are partic-
ularly prone to breakdown. For speed of 10 Gb/s a transition frequency
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fT of about 50 GHz is required, which demands a technology with a gate
length of 180 nm or less. These small devices, however, have a limit on the
maximum drain-source voltage Vds of about 2 V and are typically operated
with a supply voltage of 2.5 V [10, 11]. These values make it difficult to
achieve a voltage swing of 2.5 V, superimposed on a bias voltage of e.g. 2
V.
The issue can be resolved by migrating towards a SiGe BiCMOS technol-
ogy, which incorporates both BJTs and MOSFETs. The BJTs typically
have a higher fT than the FETs within an equal technology node [12]. As
an effect they can withstand higher voltages at higher speeds. When the
collector-emitter voltage exceeds the breakdown voltage BVCEO, there is
an excess in collector current IC , but the transistor is typically not dam-
aged after the breakdown occurs. Moreover, BVCEO is defined for an open
base. If the base is connected to a common point, the breakdown voltage
becomes much higher and is denoted asBVCES . When the base perceives a
certain resistance, the breakdown voltage BVCER lies in between BVCEO
and BVCES . For example, the 0.13 µm SiGe BiCMOS technology of [13]
has a BVCEO of 1.8 V at an fT of 240 GHz. The maximum Vds for CMOS
would be below 1 V for an equivalent fT .
It is possible that the required swing is still too large for a safe operation of
the SiGe BiCMOS BJTs. In that case, one can still switch toward GaAs and
InP technologies. These technologies can achieve a breakdown voltage of
over 5 V, while the fT is above 100 GHz [12, 14]. The main disadvantage
of these technologies is the high cost associated with III-V semiconductors
[15].
Vcc
IMOD
Q
1
Q
c
Q'
1
Q'
c
Figure 3.4: Breakdown doubler technique
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To extend the use of SiGe BiCMOS to large output voltage swings a tech-
nique called breakdown voltage doubling can be applied. Here a current
steering circuit with cascode transistors divides the output swing over 2
stacked transistors, reducing the collector-emitter voltage of each transis-
tor. This is done by applying approximately half the swing to the base of
the cascode transistor Qc, as shown in Figure 3.4. The emitter of Qc fol-
lows the base, leading to half the swing acrossQ1 andQc. When the circuit
is properly designed, the two transistors will evenly share the output swing,
doubling the achievable voltage swing. The generation of half the swing at
the cascode base can be done in 2 ways: 1) generated by the predriver [16];
2) fed back from the output [17].
Both ways do require careful design considerations, especially the capac-
itance at the base of the cascode transistor is critical in order to minimize
delay or overshoot. The technique can even be extended by stacking 3, 4
or even more transistors to further enlarge the feasible output swing [18]. It
is important to remark, however, that for operating circuits at high supply
voltages one should apply ESD circuits and voltage clamps with a suffi-
ciently high voltage rating [19].
3.1.7 Simple driver architecture
Figure 3.5 shows the typical top level architecture of an EAM driver. The
predriver and PWC, shown as a separate block, precede the driver stage.
The EAM cathode and its shunt 50 Ω are connected to the driver stage
supply.
Predriver
50
Pulse
Width
Control
Driver TL
EAM
Data
IN
Vcc
IC
Figure 3.5: Simple EAM driver IC top level block diagram
3.2 Topology comparison tominimize the power con-
sumption
Electric power P is denoted as a rate of doing work, measured in watts
(W). The electric power produced by an electric current I consisting of a
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charge of coulombs Q every second t passing through an electric potential
difference or voltage V [20] is given by:
P =
Q · V
t
= I · V (3.2)
A commercial EAM driver typically uses a supply voltage of +5.2 V to
realize a swing of 2.5 Vpp. To circumvent reflections a back termination
of 50 Ω is used, which requires a modulation current of 100 mA. In this
respect, the output stage alone already consumes a minimum of 520 mW.
This leads to a typical total power consumption of 1 to 2 W for commercial
drivers [21–24].
To minimize the power consumption of the driver stage, different topologies
need to be examined. The output can be made either DC- or AC-coupled
with either a single ended or differential output. In this way 4 distinct output
configurations can be compared. We will go deeper into all 4 approaches
for a typical current steering output stage and also briefly examine the 4
output configurations with an active back termination. In the calculations
of the power an output swing of 2.5 Vpp will be assumed, as this dissertation
focusses on driving an EAM which typically demands such a swing. Due
to the integration into an array, a bias-tee can’t be used as it is too bulky.
Consequently this topology is not examined.
3.2.1 Single ended DC-coupled output
The most straightforward topology of a modulator driver stage is a differ-
ential pair with a single ended DC-coupled output, as shown in Figure 3.6.
Even though there are some MZMs that can be driven differentially, when
operated in push-pull. Generally most optical modulators have a single
ended input, which makes the single ended approach legitimate.
Although the interconnects in Figure 3.6 are drawn as bondwires, it can
consist of a number of different connection methods. For instance, both the
driver and the EAM can be packaged and connected through transmission
lines and/or RF-cables or they can be directly bonded to a transmission
line, etc. We will assume no transmission line is present, so we don’t have
to worry about reflections.
Equations 3.3 to 3.6 show how to calculate the minimum power consump-
tion. Here VSW is the output voltage swing, VBIAS the reverse EAM DC
bias voltage and Vcc is the supply voltage connected to the EAM cathode.
Furthermore Vx is the voltage headroom required by the differential pair
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EAM
IN
Vcc
IMOD IBIAS
interconnect
RLDR RBT
VX
Figure 3.6: Typical configuration with a single ended DC-coupled output
and the modulation current source IMOD and IBIAS is the bias current re-
quired to set VBIAS . It should be noted that these equations assume optimal
conditions for the absolute minimal power consumption. This means e.g.
that IMOD is entirely switched, either through the left arm or the right arm,
that no current is lost through the bases of the BJTs, etc.
IMOD = VSW
RBT +RL
RBT ·RL
=
VSW
RBT //RL
(3.3)
IBIAS = (VBIAS −
VSW
2
)
RBT +RL
RBT ·RL
=
VBIAS −
VSW
2
RBT //RL
(3.4)
Vcc = VBIAS +
VSW
2
+ Vx (3.5)
PDC = Vcc · (IBIAS + IMOD) (3.6)
The use of the differential pair generates a differential output, while only
a single-ended output is needed for driving the EAM. In this way half of
the power isn’t used. The pair switches the modulation current between the
right arm, containing the EAM, and the left arm, connected to a dummy
load RD, which is equal to RL and RBT in parallel to preserve symmetry.
Since only the right arm drives the EAM, the current in the left arm is a
waste of power. The current through ‘the dummy arm’ can’t be changed,
because IMOD is determined by the required voltage swing. However, the
supply voltage doesn’t need to be the same value for both arms, since the
voltage swing of the dummy arm can be smaller than the output swing. A
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separate supply Vdd can be used at the dummy arm, as shown in Figure
3.7 [25]. Vdd can be as low as 1.8 V for a headroom voltage Vx of 1.5 V.
As a result of the extra power supply, the formula of the power dissipation
changes, as shown in Equation 3.7.
PDC = Vcc · (IBIAS +
IMOD
2
) + Vdd ·
IMOD
2
(3.7)
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Figure 3.7: Typical configuration with a second supply for a single ended
DC-coupled output
Equations 3.3 and 3.4 show that the resistor values of the parallel resistors
RL and RBT have a large effect on the power consumption. If they are
doubled, both IMOD and IBIAS are halved, which also implies the power
consumption PDC is halved. In this manner the close integration of both
the modulator and its driver plays an important role in power consump-
tion reduction. As most optical modulators have a 50 Ω input impedance,
only RBT can be increased to reduce the power, while neglecting matching
thanks to the short interconnect. The change of the power consumption for
an increasing RBT is shown in Figure 3.8. This graph was calculated for
an IBIAS of 0 mA, a voltage swing of 2.5 V, a voltage headroom of 1.5 V
and a Vdd of 1.8 V as will be presumed in all following figures. Clearly a
slight increase of RBT above 50 Ω has a significant impact on the power
consumption. For instance, when RBT is doubled to 100 Ω, a 25% power
reduction is achieved. On the other hand it is evident that this reduction sat-
urates at a certain point, e.g. increasing RBT from 1 kΩ to 5 kΩ provides
only a 4% power reduction. Since IBIAS is also inversely proportional to
RL//RBT , the same trend exists when IBIAS is different from 0 mA and
VBIAS is set to a value other than half the voltage swing.
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Figure 3.8: Power consumption in function of RBT in a configuration with
a single ended DC-coupled output (RL = 50 Ω)
Another candidate to reduce the power consumption is the headroom volt-
age Vx. The voltage headroom of a current source and a differential pair
is dependent on the technology, but a change of technology will only in-
troduce small differences. It should, however, be noted that in some tech-
nologies the differential pair topology needs to alter into a cascode, which
will increase Vx with at least 0.5 V. When going to high speeds the required
Vx can even rise to 1 V or more, as the differential pair needs a larger
headroom. Moreover, even a substantial decrease in Vx would only have a
limited effect on the power consumption. For instance, halving Vx from 2
V to 1 V would only result in a power drop of less than 16%.
For now we presumed the modulators input impedance is 50 Ω. However,
when the driver chip and the EAM chip are co-designed it is possible to
modify RL. The increase of RL is anyhow limited due to the bandwidth
requirements of the driver. Figure 3.9 shows the change of PDC when RL
increases from 50 Ω to 100 Ω for an RBT of 250 Ω. By doubling this load
resistor the power consumption drops by almost 42%.
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Figure 3.9: Power consumption in function of RL for a configuration with
a single ended DC-coupled output (RBT = 250 Ω)
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When the voltage swing needed to achieve a satisfactory ER is lowered, the
greatest improvement in power consumption reduction can be made. This
is clearly understood by looking at the formulas, as both IMOD an Vcc are
proportional to VSW . Figure 3.10 shows the effect in case RBT and RL are
250 Ω and 50 Ω respectively. This shows that halving VSW from 2.5 V to
1.25 V gives a decrease in power consumption of over 60%.
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Figure 3.10: Power consumption in function of VSW for a configuration
with a single ended DC-coupled output (RBT = 250 Ω, RL = 50 Ω)
3.2.2 Single ended AC-coupled output
EAM
IN
RBTRD
VccVdd
IMOD IBIAS
RL
interconnect
Vx
C
Figure 3.11: Typical configuration with a second supply and a single ended
AC-coupled output
Figure 3.11 shows a driver stage with a single ended AC-coupled output.
To minimize the power consumption a lower supply Vdd is again introduced
at the dummy arm. Calculating the power consumption according to equa-
tions 3.8 to 3.11 gives a much larger result with respect to the DC-coupled
output.
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IMOD = VSW
RBT +RL
RBT ·RL
=
VSW
RBT //RL
(3.8)
IBIAS =
VBIAS
RL
(3.9)
Vcc = VSW · (1 +
RBT
2RL
) + Vx (3.10)
PDC = Vcc · (IBIAS +
IMOD
2
) + Vdd ·
IMOD
2
(3.11)
While Equation 3.8 and 3.11 remain the same compared with the single
ended DC-coupled case, the increase is mainly caused by a higher supply
voltage Vcc. This can be explained as follows. The average current through
the coupling capacitor C and thus through RL, is zero. As a consequence,
RL is either sinking or sourcing a current IL that has to realize half of VSW .
This current is equal to:
IL =
VSW
2RL
(3.12)
When the output is high, RBT sources the current IL that is sinked into
the load. When the output is low, both RBT and RL source a current that
is sinked by the IMOD current source. Because the output needs to be
low at both sides of the coupling capacitor, the voltage drop across RBT
needs to be VSW greater than when the output is high. As an effect the
supply voltage Vcc needs to be increased by RBT · IL compared with the
DC-coupled case, to obtain the same voltage headroom.
In Figure 3.12 the power consumption and the supply voltage are plotted
with respect to the back termination resistor for an RL of 50 Ω and 0 mA
bias current. It is clear that the supply voltage rises substantially with in-
creasing RBT . Moreover, in this case the power consumption has a mini-
mum for a back termination resistor of 107 Ω. The optimum ratio between
RBT and RL can be calculated from Equations 3.8 to 3.11 and is given in
Equation 3.13. This shows that one can’t simply increase RBT to achieve a
smaller power consumption as in the DC-coupled case.
RBT
RL
=
√
2(VSW + Vx + Vdd)
2VBIAS + VSW
(3.13)
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Figure 3.12: Power consumption and Vcc in function of RBT for a configu-
ration with a single ended AC-coupled output (RL = 50 Ω)
For a typical EAM bias voltage the bias current will also be larger in the
AC-coupled case. For the DC-coupled output the reverse EAM DC bias
voltage is already partly obtained by the modulation current, which con-
tributes half of VSW . For the AC-coupled case, however, the output swing,
and thus the modulation current, has no effect on the bias, as shown in
Figure 3.13.
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Figure 3.13: VBIAS with IBIAS = 0 mA for AC- and DC-coupled output
3.2.3 Differential DC-coupled output
By using a differential pair as the last driver stage, it makes sense to have
a differential output. Consequently no power is “wasted” on a dummy arm
and the output of one arm only has to be half the desired voltage swing.
Figure 3.14 shows the driver stage with a differential DC-coupled output.
For matching considerations RBT is 25 Ω or half of the value of RL.
Equations 3.14 to 3.17 show how the minimum power consumption of this
configuration is calculated. Compared with the single ended configuration,
the formulas are more complex, as the two arms of the differential pair are
no longer completely independent.
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Figure 3.14: Typical configuration with a differential DC-coupled output
IMOD =
VSW
2
2RBT +RL
RBT ·RL
(3.14)
IBIAS = VBIAS ·
2RBT +RL
RBT ·RL
(3.15)
Vcc = (IBIAS + IMOD) ·
RBT +RL
2RBT +RL
·RBT + Vx (3.16)
PDC = Vcc · (IBIAS + IMOD) (3.17)
Naturally increasing RBT and RL will have a beneficial influence on the
current consumption. However, as in the single ended AC-coupled output
case, they also affect Vcc. Figure 3.15 plots the power consumption and the
supply voltage in function of the back termination resistor for anRL of 100
Ω and 0 mA bias current. With growing RBT the supply voltage increases
linearly. Moreover, the power consumption again has a minimum for an
optimum ratio of RBT and RL, as given in Equation 3.18.
RBT
RL
=
√
(VSW
2
+ Vx + VBIAS)
2VBIAS + VSW
(3.18)
Because the output swing can be halved per arm, a substantial power con-
sumption reduction is expected. However, so far the reverse EAM DC bias
voltage was assumed 0 V. When VBIAS is set to a realistic value, a dra-
matic increase in power consumption is noticed, as shown in Figure 3.16.
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Figure 3.15: Power consumption and Vcc in function of RBT for a configu-
ration with a differential DC-coupled output (RL = 100 Ω)
This is due to the connection between both arms, which causes RBT of
the right arm not to source all of the bias current. As an effect a part of
IBIAS is sourced by the left arm through the EAM, inducing an extra DC
voltage drop VL across the back termination resistors, given in Equation
3.19. To maintain sufficient head room, this drop needs to be compensated
by increasing Vcc. Furthermore this makes IBIAS 3 times higher compared
with the single ended AC-coupled case for equal RL and RBT . It should
be noted that the partition of IBIAS also holds for the switched modulation
current IMOD, giving a power consumption worse than expected.
VL =
RBT
2RBT +RL
·RBT · IBIAS (3.19)
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Figure 3.16: Power consumption in function of VBIAS for a configuration
with a differential DC-coupled output (RL = 100 Ω, RBT = 100 Ω)
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3.2.4 Differential AC-coupled output
Figure 3.17 shows the driver stage topology with a differential AC-coupled
output. Here two AC-coupling capacitors, C1 and C2, are added and an ex-
tra RF-choke is needed to set the reverse EAM DC bias voltage. Equations
3.20 to 3.23 give the formulas to calculate the minimum power consump-
tion. In comparison with the differential DC-coupled topology, Equations
3.20 and 3.23 are the same, while Equations 3.21 and 3.22 are (slightly)
altered. Thanks to the coupling capacitors, IBIAS no longer has any ef-
fect on the supply voltage Vcc and it can be considerably smaller. In this
way, AC-coupling the differential output has an advantageous effect on the
power consumption, as shown in Figure 3.18.
EAM
IN
RBT
Vcc
IMOD IBIAS
RL
interconnect
Vxb
RBT
choke
Vx
C1
C2
Figure 3.17: Typical configuration with a differential AC-coupled output
IMOD =
VSW
2
2RBT +RL
RBT ·RL
(3.20)
IBIAS =
VBIAS
RL
(3.21)
Vcc = IMOD ·
RBT +RL
2RBT +RL
·RBT + Vx (3.22)
PDC = Vcc · (IBIAS + IMOD) (3.23)
Nevertheless it should be noted that Equation 3.22 doesn’t take into account
the voltage headroom of the bias current source, Vxb. Typically, Vx is larger
than Vxb. However, would the required VBIAS be large and Vxb, instead of
Vx, becomes the limiting factor for calculating Vcc, Equation 3.22 becomes:
Vcc =
VSW
2
+ VBIAS + Vxb (3.24)
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Figure 3.18: Comparison between AC- and DC-coupled differential con-
figuration of the power consumption in function of VBIAS
3.2.5 Active back termination
EAM
IN
RD
VccVdd
Itail
RL
interconnect
Vx
Ifoll
RB
Figure 3.19: Simple driver circuit with active back termination
An alternative topology is a driver stage in which the output impedance
isn’t determined by a passive resistor, but rather by an active last stage.
This is called an active back termination. The last stage consists of a unity
gain amplifier that provides a matched output impedance and buffers the
output of the previous stage, which produces the desired voltage swing [26].
Typically, an emitter follower is used for this last matching stage, as shown
in Figure 3.19 [27]. Without going into further detail, we will examine
if this topology can result in a lower power consumption compared with
the conventional topologies. Considering the penultimate stage, typically
a current steering circuit, a large supply voltage is needed to achieve the
desired swing, meaning low power consumption might be a challenge.
Again 4 possibilities arise: single ended vs. differential and DC-coupled vs.
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AC-coupled outputs, shown in Figure 3.20. The power consumption will
be investigated and the active back termination with minimum dissipation
will be selected in what follows.
With a DC-coupled output the reverse bias voltage already needs to be set in
the differential pair stage. For the differential output of Figure 3.20(c), this
is achieved through the current IBIAS1. Due to the differential implemen-
tation, the reverse bias voltage is defined asRB ·IBIAS1. This will increase
the necessary supply voltage, which makes this topology very power hun-
gry, certainly in combination with the necessity of a second bias current,
IBIAS2.
The single ended output of Figure 3.20(a) uses the current IBIAS to set the
reverse bias, defining it asRB ·IBIAS+VSW /2 plus a threshold voltage. As
the threshold is temperature dependent, this may cause a precision problem,
that can be resolved by a control loop. However, the threshold voltage also
determines the minimum reverse bias voltage, which becomes quite high
with a typical threshold of 0.7 to 0.9 V. The use of a source follower can
resolve the issue, but will reduce the power efficiency as a source follower
generally has an amplification smaller than 1. Furthermore an extra bias
current is again needed, incorporated into Ifoll in Figure 3.20(a). All of
this also disregards the single ended DC-coupled output as the least power
consuming solution.
The power consumption of the AC-coupled output topologies lie very close
together for the single ended and differential output. Equations 3.25 to
3.29 denote how to calculate the minimum power consumption for the sin-
gle ended case of Figure 3.20(b). Equation 3.28 shows that the minimum
required supply voltage Vcc is defined by a maximum of two values. It
takes into account VX , which is defined as the voltage headroom of either
the current source Ifoll or IBIAS . One of these two will saturate when the
supply is too small, depending on the desired swing, bias and the voltage
threshold of the follower. The headroom of the differential pair is of less
importance, since the headroom of Ifoll plus a threshold is typically larger.
As in Sections 3.2.1 and 3.2.2 a second supply voltage is again used to
lower the power consumption.
Itail =
VSW
RB
(3.25)
IBIAS =
VBIAS
RL
(3.26)
Ifoll =
VSW
2RL
(3.27)
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EAM
IN
RD
VccVdd
Itail IBIAS
RL
interconnect
Vx
Ifoll
RB
(a) Single ended DC-coupled output
EAM
IN
RD
VccVdd
Itail IBIAS
RL
interconnect
Vx
Ifoll
RB
(b) Single ended AC-coupled output
EAM
IN
Vcc
Itail IBIAS2
RL
Vx
Ifoll
RB
IfollIBIAS1
RB
(c) Differential DC-coupled output
EAM
IN
RB
Vcc
Itail IBIAS
RL
Vx
Ifoll
RB
Ifoll
RFC
(d) Differential AC-coupled output
Figure 3.20: Different possibilities for the active back termination topology
Vcc = max(VX + Vth + VSW , VX + VBIAS + VSW /2) (3.28)
PDC = Vcc(IBIAS + Ifoll + Itail/2) + VddItail/2 (3.29)
Equations 3.30 to 3.34 denote how to calculate the minimum power con-
sumption for the differential output case, shown in Figure 3.20(d) where an
RF-choke (RFC) is used. The minimum required supply voltage is again a
maximum of 2 values. Compared with the single ended topology the supply
is generally smaller for realistic voltage bias and swing. Also the differen-
tial pairs tail current, Itail, is halved, as the desired single ended swing is
halved. On the other hand the differential implementation does require two
Ifoll current sources, which increase the power consumption considerably.
Itail =
VSW
2RB
(3.30)
IBIAS =
VBIAS
RL
(3.31)
Ifoll =
VSW
2RL
(3.32)
Vcc = max(VX + Vth + VSW /2, VX + VBIAS + VSW /2) (3.33)
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PDC = Vcc(IBIAS + 2Ifoll + Itail) (3.34)
Figure 3.21 plots a comparison in power consumption between both AC-
coupled configurations for a varying load resistor, RL. This was calculated
with a VX of 0.6 V, Vdd of 1.8 V, a voltage swing of 2.5 V and a reverse
bias of 1.5 V. The load resistor RB was chosen to be 300 Ω and the thresh-
old is 0.9 V. The single ended case consumes the least power. Even though
the difference is modest, it would rise with growing reverse bias voltage
and swing. It needs to be noted that if RB is larger, the differential ap-
proach would be favoured. The increased resistance would, however, cause
a decreased bandwidth that would be insufficient.
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Figure 3.21: AC-coupled active back termination comparison between sin-
gle ended and differential output
3.3 Comparison
From the discussion above it seems that there are 3 main contenders for the
smallest power consumption:
1. The conventional single ended DC-coupled output topology.
2. The conventional differential AC-coupled output topology
3. The single ended AC-coupled ouput with active back termination
topology.
The differential implementation does have a couple of drawbacks. First of
all, it needs an EAM with two floating pins, which is not commercially
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available and is difficult to fabricate. Secondly, the topology desires an RF-
choke to set the bias voltage. This is a bulky component, that would be diffi-
cult to integrate into an array. Moreover, it has a larger power consumption
compared with the single ended DC coupled topology, considering equal
conditions and a load resistor RL of 100 Ω for both configurations. This
is represented in Figure 3.22, where the power consumption is calculated
for different output swings with VBIAS 1.5 V and VX 1 V. The RBT for
the differential case and the single ended case are respectively 100 Ω and
infinite (so no RBT is present). This would give a comparable bandwidth.
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Figure 3.22: Comparison between single ended DC-coupled output and
differential AC-coupled output for different VSW
The approach with the active back termination does have a couple of advan-
tages. Thanks to the emitter follower at the output, the output impedance is
low in the range of a few tens of Ω. This gives a low impedance in parallel
with the EAM capacitance, causing the bandwidth to be large even with a
largeRL. Furthermore, the tail current of the differential pair can be chosen
much lower than IMOD, which is needed by the normal topology. Conse-
quently the transistors can be smaller, reducing the input capacitance of the
driver stage. This relaxes the constraints on the current of the predriver
stage, reducing the total power consumption even further. However, for
now we have assumed the Ifoll current to be minimal, imposing the col-
lector current of the emitter follower to be zero when the output is low. In
reality this isn’t feasible, forcing the current to be larger.
The normal single ended DC-coupled output topology, on the other hand, is
the most simple approach, especially compared with the active back termi-
nation. As the power consumption can go below 100 mW, the active back
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termination can only achieve a marginal gain in power reduction, while it
holds a larger risk. So active back termination will not be pursued in this
work.
3.4 Conclusion
In this chapter a number of output topologies were compared to reduce
the power consumption. While in theory active back termination has some
great potential of reducing the power consumption, in practice the power
reduction will be minimal. As a result the conventional single ended DC-
coupled output topology is favoured to minimize the power consumption.
Next to its low dissipation, it is one of the simplest topologies, which holds
the least risks.
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4
10 channel 11.3 Gb/s/ch low power
EAM driver array
4.1 Introduction
As introduced in Chapter 1, dramatic increase of energy consumption ow-
ing to high bandwidth demands are becoming an issue and need to be
addressed. Service providers are pursuing the deployment of WDM in
next-generation PONs. At the OLT, which must support traffic from many
ONUs, a major challenge is the lack of cost-effective, compact, low-power
integrated WDM access components. A key enabling component for the
OLT is a novel reflective multi-channel transmitter, which features a pho-
tonic integrated circuit (PIC) array of reflective EAMs (REAMs) integrated
with an ultra-low power electronic driver array. This driver array, contain-
ing 10 channels, is one of the most challenging components to develop. As
typically the power consumption of a single EAM driver is quite high, in-
tegrating 10 such EAM drivers into an array would require a costly, power
hungry thermo-electric cooler (TEC). To the best of our knowledge such
low power EAM driver arrays are not currently available on the open mar-
ket, nor published in the literature by other authors.
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4.2 Specifications
The aim was to minimize the power consumption of the modulator driver
while keeping a sufficient voltage swing to drive the EAM. A small form
factor was chosen, with a pitch of 500 µm between the channels. The target
was an EAM driver array unit comprising 10 channels with each channel
operating at 10 Gb/s. Introducing forward error correction (FEC) even calls
for a data rate of at least 11.3 Gb/s. Moreover, the small form factor de-
mands low power consumption for the driver channel array, certainly below
3 W in total or 300 mW per channel. The desired voltage swing was set to
2.5 Vpp with a 1.8 V reverse DC bias. A summary of the chip level design
specifications can be found in Table 4.1
Parameter Unit Min. Typ. Max.
Operating temperature range ◦C 0 25 70
Supply Vcc2/ current/ch V/mA 4.5/43
Supply Vcc1/ current/ch V/mA 2.5/11
Supply Vcc3/ current/ch V/mA 1.8/30
Output overshoot % 10
Crosspoint adjustment % 12
Driver jitter pspp 12
Single ended output swing Vpp 1.5 2.5 3
Single ended input resistance Ω 50
RF return loss dB 9 12
Output edge speed (20%-80%) ps 28
Total power consumption/ch mW 250 300
Die area (10 channels) mm2 1.2x5.5
Table 4.1: 10-channel 113 Gb/s EAM driver array chip level design speci-
fications
4.3 Technology
High speed modulator driver arrays are challenging broadband circuits to
design, because they must deliver very large currents in combination with
high voltage swings. 10 Gb/s modulator drivers have been designed in
CMOS and more precisely in 0.18 µm CMOS [1]. However, complete
switching of the CMOS driver stage imposes large input swings and/or
wide transistors, both of which make the design of the predriver stage dif-
ficult [1]. Consequently substantial currents are needed in the predriver to
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overcome these difficulties. Expensive GaAs and InP technologies are also
often used in the driver design [2–8]. On the other hand, SiGe BiCMOS
technology is an affordable option and drivers have been designed in 0.35
µm, 0.25 µm and 0.18 µm technologies [9–11].
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Figure 4.1: Comparison of price vs. performance of BiCMOS and CMOS
The price versus performance difference between BiCMOS and CMOS is
illustrated in Figure 4.1 [12]. Even though the development of BiCMOS
processes is typically one or two nodes behind, compared to state-of-the-
art CMOS, the bipolar transistor is roughly twice as fast as the NMOS tran-
sistor of the same technology node. At the same time a BiCMOS process
is only half as expensive (per area) as a pure CMOS process with simi-
lar speed. Therefore CMOS is mostly attractive when the design contains
large digital blocks, which is definitely not the case for this driver array
design [13]. Thanks to the analog performance, the price and the avail-
ability, the 11.3 Gb/s EAM driver array was realized in a 0.13 µm SiGe
BiCMOS process from ST Microelectronics. The node of this technology
might be more advanced than necessary, but it was chosen because of an
excellent history of cooperation with ST Microelectronics and because no
high performance CMOS technology nodes were available in the lab at that
time.
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4.4 Driver array architecture
Figure 4.2 depicts the top level diagram of the EAM driver array. It includes
an input that is differentially matched to 100 Ω and a current divider pair
to set the DC-level of the input to enable operation with an AC-coupled
input. The first actual stage is a predriver block to amplify the input signal
and to drive the large capacitive input of the actual driver. This predriver
can also control the pulse width to compensate for the non-linearity of the
EAM. The predriver is directly followed by the driver stage, which has a
controllable bias and modulation current. The control was implemented
using a serial peripheral interface (SPI) [14], which can set both the bias
and modulation current with a 4-bit resolution. The bias and modulation
current can be set separately for every channel to optimize the operating
points of the EAMs according to the transmission wavelength. For testing
purposes every channel can also be turned off.
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Figure 4.2: EAM driver array IC top level block diagram
To reduce the power consumption, several techniques were implemented in
the driver array. First of all, the circuits were designed to operate with a
low supply voltage and different supply voltages were used to operate the
different circuits with minimum headroom. In this type of analog circuits,
the power consumption scales approximately linear with the supply voltage.
For this reason, a standard low supply voltage of 2.5 V (Vcc1 in Figure 4.2)
is fed to the predriver, the pulse width control block and all other building
blocks outside the data path. The driver stage was supplied up to 4.8 V
depending on the modulation and bias voltage required (Vcc2 in Figure 4.2).
The use of the 2.5 V in the predriver also has the advantage that there is no
need for additional level shifters to correctly set the output level, as will
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be elaborated in detail in Section 4.5. A third power supply of 1.8 V (Vcc3
in Figure 4.2) was used as well to further reduce the power consumption.
This power supply coincides with Vdd in Section 3.2.1 and is connected
to the dummy arm of the differential pair, which is not used to produce
an output signal, but to assure symmetry. Also broadband bias tees were
avoided since they are too large to be used in a 10 channel array, both on-
and off-chip. Finally, the total number of building blocks was limited. No
power consuming retiming circuitry or extra amplifying stages were added,
which keeps the architecture fairly simple.
4.5 Predriver stage
The predriver buffers the input ro the last stage, the current steering driver
stage. It amplifies the input to a level of typically 500 mV differentially and
drives the highly capacitive input of the driver. The circuit is portrayed in
Figure 4.3 and consists of a differential pair (Q1, Q
′
1) succeeded by a pair
of emitter followers (Qf , Q
′
f ). The load of the differential pair contains 2
resistors: R1 and R2 (considering half the circuit for simplicity). The re-
sistor R2 is used to lower the output common mode level of the differential
pair and, thus, of the predriver. Lowering the common mode (CM) output
level reduces the emitter voltage of the bipolars of the succeeding current
steering driver stage. This is necessary to maximize the collector-emitter
voltage VCE , which increases the transistor’s speed. Considering this con-
figuration, half-circuit analysis shows that the CM level of the differential
pair output is set by R1, while the output swing is determined by the paral-
lel combination of R1 and R2. The swing must be restricted to reduce the
power consumption, but also to keep the bipolar devices of the following
stages out of saturation.
The emitter followers serve as level shifters and impedance transformers.
To ensure a low drive impedance, a cascade of followers can be used [15,
16], with as disadvantage both a high supply voltage and current consump-
tion. A follower cascade does give the possibility to integrate a differential
active source follower circuit [17, 18], as depicted in Figure 4.4. During the
signal transition this configuration temporarily changes the gate voltage of
Q3 through C, drawing extra charge or discharge currents for loading Q2,
speeding up the transition. This technique can improve the bandwidth by
over 30%, without additional power dissipation compared to a conventional
source follower [18].
Of course the technique can also be utilized for bipolar devices. However,
for bipolars the principle of operation lies in the lower drive strength re-
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Figure 4.3: Predriver circuit
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Figure 4.4: Follower cascade with differential active source followers
quired by a bipolar device when turning on than when turning off [19].
This can be understood by examining the base currents of the current steer-
ing driver stage transistors, as shown in Figure 4.5. When a bipolar device
Qd is turned off, the current surge out of the base is subtracted from the
emitter current of the preceding emitter follower (Qf , Q
′
f ). To compensate
for this current reduction, the tail current of the follower should increase at
every falling edge. In this respect, the emitter follower requires more cur-
rent when the output data is low. By alternating a current between the pair
of followers, sufficient current can be delivered at every falling edge and the
current dissipation is reduced. The introduction of such an advanced push-
pull configuration was done by a differential pair (Qp, Q
′
p) in Figure 4.3.
The inputs of the push-pull differential pair Qp are equal to the inputs of
the predriver instead of being connected to the follower bases, as in Figure
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4.4. This was primarily done for time considerations. Qp needs to switch
the current before the output of the follower has a transition, which is not
true in case of a follower base connection. Secondly, the DC biasing is op-
timal when both differential pair (Q1 andQp) inputs are the same. Another
advantage of this technique is the reduction in capacitance at the output of
the predriver. When a traditional current mirror would be used, a number
of transistors are placed in parallel to reduce the reference current. This
gives rise to more (parasitic) capacitance than the much smaller bipolars of
the differential pair used for the push-pull configuration. A cascode mirror
with a small cascode transistor also reduces the capacitance.
Vcc
Q
f
Q
d
Q'
d
IM
Ibase
0 IM0IM
Figure 4.5: Base current at falling edge
Due to the current switching in the emitter followers, there is also an am-
plification in these followers. The base-emitter voltage Vbe is dependent on
the collector current, Ic:
Vbe = VT exp(
Ic
Is
) (4.1)
This leads to a positive correlation between Vbe and Ic, causing a low input
of the follower to give a greater Vbe than at high input, thanks to the push-
pull operation. In this manner the difference between low logic-level data
and high logic-level data grows, which corresponds with amplification.
The PWC was also implemented in the predriver, with a simple current
mirror according to the technique explained in Section 3.1.5.
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4.6.2 Design of the driver stage
As stated earlier, the current steering driver stage consists of a differen-
tial pair (Q1, Q
′
1) with two different power supplies to lower the power
consumption (Vcc2, Vcc3), as shown in Figure 4.7. Simulations with the in-
terconnect model showed that the back termination resistor RBT could be
much larger than 50Ω, which led to a choice of 250Ω. Even though it could
be larger, it was kept at this value as higher values only give a marginal con-
sumption reduction, while the design risk increases and the signal quality
decreases. To achieve an output voltage swing of 2.5 Vpp, the chosen RBT
necessitates a modulation current IMOD of at least 60 mA. Compared to
an RBT of 50 Ω, which requires 100 mA of modulation current, this is a
reduction of 40%.
The extra supply voltage Vcc3 was lowered from 4.5 V to 1.8 V, giving a
power consumption reduction of 30%, without taking IBIAS into consid-
eration. To guarantee sufficient headroom for both transistors in the driver
differential pair, the dummy load resistor RD needs to be smaller than the
parallel combination of RBT and the external 50 Ω. It was set to 12.5 Ω,
producing a swing of 750 mV. The reduced RD lowers the amplification at
the left dummy arm compared with the amplification at the actual output,
which leads to an asymmetry. As a consequence the supply voltages need
to be decoupled very well, with decoupling capacitances of at least 150 pF
per driver. This is achievable as there is an abundance of space for on-chip
decoupling thanks to the array configuration.
IN
RBTRD
C1 C2
Vcc3 Vcc2
IMOD IBIAS
Q1 Q'1
OUT
Figure 4.7: Driver circuit
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To reduce the current dissipation of the preceding emitter followers, the in-
put capacitance of the stage was lowered by introducing two cross-coupled
capacitors (C1, C2). These become negative capacitances by exploiting the
Miller effect [21]. The principle relies on a non-inverting gain that is larger
than one: A > 1. By connecting a capacitance C across the non-inverting
amplifier, the Miller capacitance becomes negative: (1−A) ·C. In this re-
spect, the collector-base Miller capacitance of the bipolar devices Cbc can
be compensated. The asymmetry has to be taken into account and its effect
is double. Firstly, the Miller effect has a minor influence on the base ofQ1,
because the amplification As is smaller in this arm. Secondly, the ampli-
fication of the output Al is larger, so C1 can be small. For C2 the inverse
reasoning is valid. The Miller effect is more prominent in Q′1 and the am-
plification of the left arm is smaller, giving rise to a large capacitance. Both
expressions are shown in Equations 4.2 and 4.3.
(1 + |As|).Cbc = (|Al| − 1).C1 (4.2)
(1 + |Al|).Cbc = (|As| − 1).C2 (4.3)
The ratio of C2 and C1 can be calculated by dividing both equations and
becomes:
C2
C1
=
A2l − 1
A2s − 1
(4.4)
Considering full switching, this gives a ratio of approximately 12.5.
Simulations revealed that a simple differential pair was sufficient to with-
stand the large collector-emitter voltages produced. Although the BVCEO
was specified at 1.8 V, the small resistance seen by the base of the driver
transistors increases the actual breakdown voltage considerably. Of course
the simulations were only trusted because ST Microelectronics sufficiently
documented the trustworthiness of their high current model (HiCuM) [22].
The transistor sizes were chosen such that the emitter’s current density was
0.8 mA per µm of emitter length. This decision considers both transistor
speed (fT ) and (parasitic) capacitances [23]. Larger devices would have
low fT and more parasitic capacitance, while smaller devices would give
larger base capacitance and a decrease of fT due to high-current effects
(Kirk-effects [24]). It was also taken into account that the desired voltage
swing, and with it the modulation current, could be smaller or larger. To
accommodate all of the current, the transistors were split up into 4 parallel
devices, each with 3 emitters. Also the resistors RD and RBT were split up
in a number of parallel resistors not to exceed the maximum current density.
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RD was even divided into 6 parallel resistors of 75 Ω, each with a width of
16 µm to be able to withstand the large modulation current. In this respect
also special attention was given to the widths of the traces, that conduct the
massive amount of current.
INOUT
Vcc3
114
Figure 4.8: Bias current source made of a cascode mirror
Next to the current steering differential pair, also the bias current source
is of great importance to set the reverse EAM bias voltage. The current
source needs to sink a constant DC-current, while its output experiences
a large voltage swing. As a result, a large output impedance is desired in
combination with the ability to endure a substantial voltage across it. Fur-
thermore it should add as little capacitance as possible to the output. Figure
4.8 shows the used cascoded mirror. It utilizes high-voltage transistors to
sustain the large emitter-collector voltage and the cascode transistor was
made as small as possible to limit the capacitance.
4.6.3 Higher power consumption driver approach
In the 10-channel array, only the first 5 channels were integrated as previ-
ously mentioned. As a back termination resistor of 250 Ω is much larger
than the conventional 50 Ω, there is a risk of imperfect matching, despite
the accurate interconnect model. For this reason the last 5 channels of the
driver array incorporate a safe approach driver stage with a back termina-
tion resistor of 100 Ω. Due to the smallerRBT both IMOD and IBIAS have
to be increased by 25%. Consequently the current steering transistors are
enlarged with the same ratio, which makes the input capacitance larger, de-
spite a similar increase of the cross-coupled capacitors. To compensate this
capacitive rise, the current steering differential pair was slightly degener-
ated with a resistance RE of about 1.3 Ω, as illustrated in Figure 4.9. Even
though this is a very small value, a current of 75 mA will still give a swing
of 100 mV across the resistor. The topology of the predriver remained the
same, apart from a slight rise in the emitter follower current.
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Figure 4.9: Degenerated driver circuit
4.7 Realization of the 10-channel 11.3 Gb/s/ch EAM
driver array
The measures taken to test the 10-channel 11.3 Gb/s per channel EAM
driver array will be described next. Both the layout and pinout of the chip
and the printed circuit boards (PCB) for testing will be examined in more
detail.
4.7.1 Chip layout and pinout
Figure 4.10(a) shows a screenshot of the chip layout, while Figure 4.10(b)
shows a micrograph of the manufactured die, which measures 5.5 mm by
1.2 mm. The array of 10 separate driver channels is clearly visible. The di-
mensions are mostly determined by the 500 µm pitch between the 10 EAM
channels and the number of input/output (I/O) pads. This gives sufficient
room for on-chip decoupling capacitances, 2.5 nF of decoupling is present
for each supply.
The precise pinout and the bonding of the chip are depicted in Figure 4.11.
Because of PCB manufacturing restrictions it was necessary to have a spac-
ing of about 500 µm between the bondpads of the input and signal lines
(lower side of the figure). This gives rise to longer wirebonds than an-
ticipated, but this was not expected to affect the driver performance. The
decoupling capacitors were placed as close as possible to the chip to mini-
mize the effect of parasitic inductance between the IC and the capacitors.
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main reflectometry (TDR) response [25]. Figure 4.15(b) clearly shows the
different parts of the connection and their characteristic impedance. The
employed mini-SMP connector is indicated by 3 small bumps followed by
a large peak up to 120 Ω and a dip down to 80 Ω. The peak and dip can
be attributed to the transition from connector to PCB. The peak is produced
by the inductance of the connector pin without a PCB trace beneath it, as
there is an air gap between the connector and the PCB. The dip is the result
of the pin soldering and a slight misalignment of the pin on the trace due to
fabrication deviations. Precise connector footprint design can resolve the
issues [26].
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Figure 4.15: Differential input transmission line measurement with a
bonded die: (a) S11 (b) TDR
The first part of the trace appears to be correctly matched. Closer to the die
the trace narrows down in two steps, resulting in two rises of the character-
istic impedance. The deviation from 100 Ω can be attributed to fabrication
tolerances, which becomemore critical as the trace becomes narrower. Also
the bondwires will have a contribution to this inductive peak. The dip at the
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(a) (b)
Figure 4.18: Output signal at 11.3 Gb/s for a 2.5 Vpp (a) output and a 3 Vpp
(b) (231-1 PRBS, 0.5 V/div, 20 ps/div)
Figure 4.19: Pulse width control, (a) minimum, (b) maximum (231-1 PRBS,
0.5 V/div, 20 ps/div)
give a power consumption of 405 mW. In [33], however, no back termina-
tion resistor was used. Applying this to our work, would decrease the power
consumption to 335 mW, which is almost 30% lower, but at 10 times the
data rate. The power to data rate ratio of [30] is similar to our work, but
only a swing of 1 Vpp is achieved. If this work would be designed for a
swing of 1 Vpp, the power consumption would be below 90 mW. This gives
a power to data rate ratio that is less than 40% of [30].
Ref. Power (mW) Freq. (Gb/s) Output Swing (Vpp)
[29] 980 10 2
[30] 850 40 1
[31] 800 10 4.5
[32] 675 10 2
[33] 470 1.25 3.9
this work 220 11.3 2.5
Table 4.2: Power consumption comparison
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The naked die of the driver array is wire-bonded to an optical PCB with RF
connectors and connected to the PIC motherboard. The bond wire lengths
were minimized to reduce inductance. During packaging of the first proto-
type, three channels were damaged. As a result, the following experiment
evaluates the 7 functional channels of this proof-of-concept assembly.
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Figure 4.23: Testbed at Tyndall National Institute for evaluating the inte-
grated transmitter array at 11.3 Gb/s
The test bed developed and operated by Tyndall National Institute (Cork,
Ireland) is shown in Figure 4.23. Seven C-band CW carriers, aligned to
the transmitter’s 100-GHz AWG (λ = 1543.59-1548.37 nm), are generated.
The optical carriers are passively combined and injected into the reflective
TX via a circulator which is connected to the assembly’s I/O fiber. The
11.3 Gb/s NRZ (231-1 PRBS) drive signals for the transmitter array are si-
multaneously generated by separate decorrelated pulse pattern generators
(PPGs). Each channel is driven differentially by a 500 mVpp signal. The
transmitter’s modulated signals emerge from the output port of the circula-
tor. The dynamic insertion loss of the arrayed assembly is approximately
25 dB per channel, so the output signals are then amplified by an erbium-
doped fiber amplifier (EDFA). This loss can be reduced by optimizing cou-
pling losses between the REAM array and the silica waveguides, as well
as monolithically integrating the REAMs with semiconductor optical am-
plifiers (SOAs). The array’s transmission performance is evaluated using
SMF lengths varying from 0 km (back-to-back (B2B)) to 96 km (a second
EDFA was required at 96 km). The launch power into the SMF was kept
below 6 dBm to mitigate non-linear effects. At the receiver side, a tunable
wavelength filter with 0.4 nm full-width half-maximum (FWHM) emulates
the bandwidth of a 100 GHz AWG and minimizes the ASE falling on the
RX. The chosen wavelength channel is sent to a variable optical attenua-
tor (VOA), then to a 10 Gb/s RX coupled to a bit-error rate tester (BERT)
for BER analysis. The optical signal-to-noise ratio (OSNR) was kept suf-
ficiently high (>28 dB) such that the receiver thermal noise floor provided
the dominant impairment in the system.
Single channel B2B performance of the transmitter was evaluated first by
turning on each channel separately, permitting individual assessment of the
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Figure 4.24: BER as a function of received power for Ch1-7 in B2B single-
channel operation
Figure 4.25: 11.3 Gb/s optical eye diagrams for Ch 1-7 in B2B single-
channel operation (15.2 ps/div)
array’s 7 operational channels (Ch1-7) at 11.3 Gb/s. The driver was set to
a swing of 2.5 Vpp and a reverse EAM bias of 1.7 V. Error-free operation
of each channel at 11.3 Gb/s was achieved with BERs below 1 x 10−12,
showing comparable sensitivity performance across all the channels. Figure
4.24 shows less than 2 dB difference in sensitivity between the 7 channels.
Correspondingly, Figure 4.25 presents the single-channel B2B optical eye
diagrams for the 7 channels, which show significant eye openings for all 7
channels. For the above REAM bias and modulation settings, the measured
ERs range from 7.6 dB to 9.8 dB. Ch2 shows the worst sensitivity (by 1
dB), which can be observed from the slightly-degraded eye.
Subsequently, the arrayed transmitter’s multi-channel performance was eval-
uated by operating all 7 channels simultaneously. The center channel in the
functional set (Ch4 within Ch1-7) was chosen as the target channel, in order
to provide a worst-case study of any possible electrical or optical crosstalk
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Figure 4.26: BER as a function of received power for Ch4 in single- and
multi-channel operation
arising from the non-target channels in the array. Figure 4.26 provides the
BER sensitivity curves for the single- and multi-channel operation cases.
For B2B, a penalty of less than 1 dB (at a BER of 10−9) is observed for
Ch4 with all other channels turned on. No error floor resulted from multi-
channel operation, indicating no discernible crosstalk effects in the array.
Instead, the observed penalty was found to be due to a slight increase in
REAM temperature resulting from heating by the driver when all chan-
nels were turned on. Such a temperature increase causes a red shift of the
REAM band edge, which alters the bias and modulation operating point.
In principle, this effect can be alleviated by mounting the TX assembly on
a heat sink or TEC. By stabilizing the device’s temperature, the TEC aims
to restore the optimal bias and modulation operating point. However, in
the current prototype, the REAM array is in poor thermal contact with the
TEC (which sits under the assembly’s evaluation board), thus the thermal
effects cannot be completely mitigated. Operating the REAM at the driver’s
lowest possible bias and modulation settings compensates for this to some
degree. However, this does have a decrease in ER as result (from 8.5 dB to
7.2 dB for Ch4). Ultimately, this ER reduction gave rise to a small residual
penalty. In future versions of the TX, the penalty could be reduced by plac-
ing the optical devices in direct contact with the TEC or by blue-shifting the
REAM band edge to achieve optimum modulation and biasing conditions
at elevated temperatures. Of course the integration of 5 channels with a safe
driver approach increased the total current dissipation and, thus, the heat-
ing. If all channels were integrated with a 250 Ω back termination resistor,
the problem could be alleviated.
Lastly, the array’s performance was analyzed after transmission over 80
km and 96 km of SMF, respectively (Figure 4.26). After 80 km (the in-
tended reach for WDM-PON), a RX sensitivity penalty of approximately 1
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dB was observed for the target channel. This 80 km transmission reach was
consistent with prior results of EAMs at 10 Gb/s. Furthermore, error-free
performance was maintained for distances up to 96 km for both the single-
and multi-channel cases. At these distances, the performance degradation
is due to chromatic dispersion, which leads to intersymbol interference and
thus some eye closure. The extra <1 dB penalty that arises from concur-
rently operating several channels seen in B2B is preserved at both 80 and
96 km.
4.9 Conclusion
The measurements show that a driver array of 10 channels, each with an
output voltage of 2.5 Vpp, can be achieved while consuming less than 2.2
W for the total 113 Gb/s transmitter. To the best of the author’s knowledge
such EAM driver arrays are not currently available on the open market, nor
published in the literature. This is the first 10-channel EAM driver array and
the lowest power consumption for an EAM driver so far reported, 50% be-
low the state of the art in power consumption. The excellent signal quality
revealed by the electrical eye diagrams gave the possibility to demonstrate
a novel multi-channel REAM-based transmitter with integrated driver. The
TX PIC showed error-free performance over 96 km, without significant
crosstalk. A minor penalty of 1 dB is measured for multichannel operation,
due to driver-induced heating of the REAM array. The co-optimization and
integration of a PIC with an electronic driver offers a cost-effective solution
for reflective OLT realizations in next-generation WDM-PONs.
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5
Duobinary modulation
In the previous chapter the realization of 11.3 Gb/s NRZ was reported.
However, it is challenging to achieve 28 Gb/s with the same technology and
a highly capacitive load, such as an EAM. Consequently, optical duobinary
was chosen as the modulation format at this high speed. Not only does this
modulation scheme reduce the bandwidth constraints, it also offers a num-
ber of advantages. The following chapter will discuss the scheme in more
detail.
5.1 Introduction
The thirst for increased speed in today’s information society results in a
desire for higher transport capacities per fiber. In the thrust towards greater
capacities, complex modulation formats have become key elements. Over
the years dozens of formats have been investigated and compared [1], with
the simplest and most commonly known format being non-return-to-zero
on/off keying (NRZ-OOK). While this basic amplitude modulation (AM)
scheme is easy to deploy in optical communication, it faces limitations at
growing data rates and decreasing wavelength spacing in WDM based net-
works. Another easy-implementable modulation format that isn’t as prone
to these drawbacks is a duobinary (DB) scheme. It was developed in the
1960’s and studied by A. Lender for transmitting binary data in an elec-
tric cable with high-frequency cutoff characteristics [2]. A DB signal con-
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sists of 3 levels and it can simply be encoded from an NRZ binary input
stream. The three-level signal can optically be translated into two intensity
logic levels, but with a pi phase difference between the 1-levels {-E, 0, +E},
which corresponds to amplitude modulation phase shift keying (AM-PSK),
or optical duobinary (ODB). The ODB signal has the advantage that it can
be demodulated by a common direct detection receiver.
5.2 Duobinary encoding
Duobinary modulation is the most common form of partial response sig-
naling (PRS), which is an approach of encoding or decoding a signal in
order to minimize the errors caused by inter symbol interference (ISI). PRS
is based on the premise that since the ISI is known, its effects can be re-
moved [3]. A PRS system is a cascade of a digital transversal filter, F (ω),
and a pulse shaping filter, G(ω). The digital transversal filter is equivalent
to a shift register with N taps. It gives the weighted sum of the input signal,
b, and N-1 delayed versions of the signal, as shown in Figure 5.1.
dn =
N−1∑
i=0
ai.bn−i (5.1)
Here bn is the n
th bit of the original bit sequence, and ai is the tap coeffi-
cient. In the time domain a binary signal b(t) can be produced using a pulse
shape, p(t),
b(t) =
∑
n
bn.p(t− nT ) (5.2)
with T the bit period. This leads to the following analog transfer function
in the frequency domain:
F (ω) =
N−1∑
i=0
ai.e
−jωiT (5.3)
As the name says, G(ω) is used to shape the filter and is chosen according
to the bandwidth preferences and other considerations, as explained in [3].
For duobinary encoding, F (ω) is a two-tap finite impulse response (FIR)
filter, where both weights are equal, giving
dn = bn + bn−1 (5.4)
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Figure 5.1: Schematical representation of a PRS system
This is also known as a delay-and-add filter (DAF) and it produces a signal
with three levels {0, 1, 2} as the bits of the binary sequence are ’0’ or
’1’. The succeeding pulse shaping filter, G(ω), is an analog low pass filter
(LPF) at half the bit rate R as shown in Figure 5.2 [4]. Due to the encoder
implementation the three-level duobinary sequence is a correlated signal
and hence it is not possible for all sequences to occur. Since it is impossible
to have two rising edges that are a bit period T apart in an NRZ binary
sequence, a ‘0’ will never be followed by a ‘2’ and vice versa a ‘2’ will
never be followed by a ‘0’. The DAF will also never generate the sequence
‘010’ or ‘212’. What is more, a ‘0’ followed by an odd number of ‘1’s will
always give a transition to a ‘2’, while an even number of ‘1’s will proceed
a return to a ‘0’ and vice versa.

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Figure 5.2: Schematical representation of a DB encoder
The DB encoder shown in Figure 5.2 can also be implemented differently.
The DAF followed by a LPF can be replaced by a single analog LPF with a
3dB cutoff frequency at about a quarter of the bit rate. Typically, the ideal
LPF for a system is a fifth order Bessel filter with a cutoff frequency at 0.28
R [5]. The similarity of both approaches is easily understood when looking
at both the spectra, shown in Figure 5.3, where only half of the spectra are
plotted. The main lobe has a 3dB cutoff frequency at a quarter of the bit
rate, corresponding to the cutoff of the Bessel filter. For the DAF approach,
the side lobes of the spectrum are suppressed by the LPF. Moreover the side
lobes are suppressed but still present, which makes the single LPF approach
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give better results for long reach transmission [6].
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Figure 5.3: Spectrum of a delay-and-add filter compared to a 5th order
Bessel LPF in function of the normalized frequency 1/T
Figure 5.4 compares both techniques in the time domain. Ideal block sig-
nals are used for simplicity. As an example the precoded data ‘0100’ and
‘0110’ are converted into ‘0110’ and ‘0121’ respectively, indicated by the
gray dots. The precoding is explained in the next section. Note that there is
a delay due to the encoding, which is not shown for clarity.
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Figure 5.4: Comparison between DAF and LPF encoding
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5.3 Duobinary precoding
At the RX side the duobinary sequence d has to be decoded in order to
recreate the original bit sequence. As bn + bn−1 is sent, it is assumed that
this will be perceived. In this way the RX can use the previously decoded
bit, bn−1, to decide on the current bit.
bn = dn − bn−1 (5.5)
There are two problems with this type of decoding at the RX. First of all,
when a single decision error occurs this error will propagate forever, caus-
ing a catastrophic decoding error. Another problem is the ambiguity due
to the initial state. Since the decoding relies on the value of the previously
decoded bit a problem emerges when the first bit arrives. Looking at ex-
pression (5.4), the modulated output is changed by the initial condition.
Dependent on whether it is zero or one, the first duobinary symbol, d0,
is equal to b0 or b0 + 1 respectively, producing an entirely different data
sequence.




Figure 5.5: Precoder using a XOR-gate
Both problems can be solved by using a precoder at the TX side instead
of a decoder at the RX. This precoder exists of a logic exclusive-OR-gate
(XOR) that has the output fed back to the input with one bit period delay,
as shown in Figure 5.5. The resulting precoded sequence is
xn = bn ⊕ xn−1 (5.6)
The XOR-gate performs the action of a modulo-2 adder, which results in
the fact that the precoder can be implemented in a number of ways, as
explained in Section 5.6.1.
The precoding eliminates the ambiguity of the initial conditions after one
bit [7]. The truth table for the coding of b1 is shown in Table 5.1, where x−1
corresponds to the initial condition. Now a ‘1’ input always corresponds
with a ‘1’, while a zero corresponds with d1 being ‘0’ or ‘2’.
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x−1 b0 b1 x0(= x−1 ⊕ b0) x1(= x0 ⊕ b1) d1(= x0 + x1)
0 0 0 0 0 0
0 0 1 0 1 1
0 1 0 1 1 2
0 1 1 1 0 1
1 0 0 1 1 2
1 0 1 1 0 1
1 1 0 0 0 0
1 1 1 0 1 1
Table 5.1: Truth table for DB pre- and encoding
Of course the three-level signal still needs to be decoded into a two-level
NRZ signal. In the early development of duobinary, the data conversion
from duobinary to binary was performed by a simple full-wave rectifier [8].
However, the recent gigabit data rate would require a broad band full-wave
rectifier with a flat response across the entire data bandwidth, which is ex-
tremely difficult to build. As an effect a more elaborate conversion method
was devised [9]. The duobinary data has to be duplicated and then com-
pared with two different thresholds, V1 and V2, which correspond to the
crossing levels of the duobinary eye diagram, as shown in Figure 5.6. Fig-
ure 5.7 shows the duobinary decoding. A comparator compares the three-
level DB signal to V1 and transforms the ‘2’ and ‘1’ into a logic 1, while a
‘0’ remains a logic 0. Another comparator compares the DB signal to V2
and transforms the ‘2’ into a logic 1 and the ‘1’ and ‘0’ into a logic 0. A
XOR-gate then gives the decoded bit stream. Table 5.2 gives a truth table
that confirms the correct decoding.
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Figure 5.6: Duobinary eye diagram with thresholds V1 and V2
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Figure 5.7: Schematic of duobinary to binary conversion
Condition c1 c2 y
dn = ‘2’ > V2 1 1 0
V2 > dn = ‘1’ > V1 0 1 1
V1 > dn = ‘0’ 0 0 0
Table 5.2: Truth table for decoding
5.4 Optical duobinary
While it is possible to send a three-level optical duobinary signal through a
fiber, the RX still has to convert the duobinary into a two level binary sig-
nal and needs to be completely linear, not to deform the signal. However,
the duobinary technique can be combined with AM-PSK modulation. In
AM-PSK modulation the carrier is amplitude modulated as well as phase
modulated in a binary manner. Such a type of phase modulation is usually
referred to as phase shift keying (PSK) to denote the discrete phase rever-
sals of the light signal. Suppose the center level of the duobinary signal
is represented by the absence of light and the outer levels by a constant-
amplitude optical signal, but with a 180◦ phase difference. In this manner
AM-PSK is completely analogous to duobinary but with phase modulation.
Remembering the possible sequences of DB explained in Section 5.2, there
is a 180◦ phase reversal if the number of intervening middle levels is odd;
otherwise there is no reversal. Because in the AM-PSK system the pres-
ence of light, in either phase, represents a ‘1’, at the RX there is no need to
make a distinction between the phases, nor is there any need to decode the
duobinary signal. As a result a conventional direct-detection (square-law)
RX can be used, without any special features.
Typically, an MZM is used to generate the ODB signal. It is biased at its
null-point, which causes no light to be transmitted by the center level. The
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Figure 5.8: Conversion from electric DB into optical DB using an MZM
two outer levels, however, induce a complex optical field ± E, where the
‘±’ denotes a 180◦ phase difference and |E| is the magnitude of the field.
To achieve a high ER the MZM should be modulated with twice the half-
wavelength voltage V pi, which is generally done by driving it in push-pull.
The optical conversion is illustrated in Figure 5.8.
Another option is to use 2 EAMs in a Mach-Zehnder (MZ) configuration.
This configuration operates as follows: the positive and negative (three-
level) data outputs from the DB encoder are fed to two separate EAMs, of
which one is followed by a pi-phase shifter, as shown in Figure 5.9(a). The
electrical outer levels guarantee an output with a large optical intensity, as in
this case one of both EAMs is transparent and thus turned on. Moreover, the
180◦ phase difference is ensured by the pi-shifter. In case of the center level,
both EAMs transmit a light signal with an equal optical intensity, which add
destructively due to the pi phase difference, ensuring a low optical intensity
at the output. The advantage of this configuration is the smaller form factor
of the EAMs in comparison to the MZM. As a surplus the typical drive
voltage of an EAM is generally smaller, which gives possibilities to reduce
the power consumption.
When reflective EAMs are employed the architecture is called a Michel-
son configuration as only 1 coupler is necessary and the arms are traversed
twice [11]. This configuration is illustrated in Figure 5.9(b) [10].
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Figure 5.9: (a) EAMs in aMZ configuration and (b) REAMs in aMichelson
configuration
5.5 Advantages of (O)DB
Even though the creation of a duobinary modulated signal seems to be more
cumbersome than transmitting simple NRZ-OOK, it has a number of ad-
vantages. As stated before, duobinary modulation is a scheme that tries to
minimize ISI caused by dispersion due to transmission. ISI can be defined
as the spreading of symbol energy into adjacent symbols, in which case the
tail of a pulse spills over into neighbouring signal intervals [12]. As a result
the adjacent symbol shape is corrupted. Nyquist postulated that a channel
with a minimum bandwidth of R/2 Hz is needed to transmit R symbols per
second without ISI [13]. Consequently, R/2 is called the “Nyquist band-
width”. Unfortunately this bandwidth efficiency can only be achieved with
the use of a brick wall filter, which is impossible to build in practice.
A logical extension of the NRZ binary transmission is the use of multilevel
schemes, leading to higher data rates for the same channel bandwidth. In
these schemes typically 2k levels are transmitted, which results in k bits per
symbol and thus k times the data rate capability of binary systems. A well-
known example of this type of modulation is pulse amplitude modulation
(PAM). While the increase in levels provides an extension of the bit rate,
it requires a higher signal-to-noise ratio (SNR). This implies that smaller
noise levels can now cause a signal level to be more easily confused with
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an adjacent signal level. Moreover, the horizontal eye deteriorates rapidly
with the increasing number of levels because of the increased number of
possible transitions between the levels. This is shown in the PAM4 eye di-
agram of Figure 5.10, where the eye diagram exists of a stack of 3 ‘eyes’.
Especially the outer eyes are closing horizontally, with the main contrib-
utors being the transitions between the extreme levels. All these factors
make the performance of multilevel modulation more prone to errors.
	
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Figure 5.10: PAM4 eye diagram, with horizontal eye opening
Nyquist’s work assumes that the transmitted pulse amplitudes are selected
independently or, in other words, they are uncorrelated. The correlated
PRS, of which duobinary is a part, can achieve a symbol rate of R across
a channel with a bandwidth of R/2 Hz. Applying a DAF introduces ISI,
but in a controlled amount: a symbol only experiences interference from
the preceding symbol due to the summing. Since not all possible sequences
can occur in duobinary, the problem of the horizontal closure of the eye dis-
appears. Figure 5.11 shows the effect of dispersion for a bit pattern ‘101’
in the time domain. For NRZ the two ‘1’ pulses will broaden, spread into
the ‘0’-bit in between them and add together, which can cause decision
errors. When considering the same sequence in optical duobinary (the ex-
tension to normal DB is trivial), this is transformed into a sequence ‘+E 0
-E’. While the pulses will also broaden, they will interfere destructively in
the middle due to the pi phase difference and thus a clear ‘0’-bit level will
be maintained [14].
In the optical field the tolerance to ISI is translated into a resilience to chro-
matic dispersion and narrowband optical filtering. This can also be ex-
plained in the frequency domain. Consider the data stream is made up of
raised cosine pulses with a roll-off factor, β in between 0 and 1. Figure 5.12
plots the raised-cosine pulse shape with the rectangular pulse correspond-
ing to a zero roll-off factor, β = 0 [15]. Figures 5.13 and 5.14 compare the
spectra of NRZ and duobinary for different roll-off factors. It is clear that
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Figure 5.11: Effect of dispersion on NRZ and DB
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Figure 5.12: Raised cosine pulses with different roll-off β
the spectrum of DB is narrower than that of NRZ, which reduces dispersion
induced signal distortions. For completeness the optical spectra of duobi-
nary and NRZ at 10 Gb/s are shown in Figure 5.15 [16]. Additionally, a
higher spectral density can be achieved as the channel spacing in DWDM
systems can be reduced without additional channel crosstalk.
Of course, next to the resilience to ISI, another straightforward advantage
is the reduced bandwidth needed at the transmitter. The possibility of only
requiring a bandwidth of half of the data rate and below, can be of great im-
portance when designing a driver that needs to modulate a large capacitive
load, such as an EAM.
5.6 Implementation
5.6.1 Precoder implementation
As mentioned in Section 5.3 the precoder can be implemented in a number
of ways. Using the XOR-gate with the feedback output of Figure 5.5 is a
straightforward and elegant way of doing the precoding. However, at bit
rates above 10 Gb/s it becomes difficult to implement [14]. This is due
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Figure 5.13: Spectrum of NRZ and DB with a raised cosine pulse with
roll-off β = 0.5
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Figure 5.14: Spectrum of NRZ and DB with a raised cosine pulse with
roll-off β = 0 (left) and β = 1 (right)
to the delay that needs to be exactly 1 bit period, which corresponds to
less than 100 ps for rates exceeding 10 Gb/s. Considering process corners
and temperature variations, an error of a few picoseconds in the delay is
not without foundation. Such an error can cause glitches in the output,
especially as at these speeds one uses fast technologies, which can output
pulses of a few picoseconds. The glitch is shown in Figure 5.16 for a delay
that is smaller than 1 bit period (UI). For a larger delay the result is similar.
Note that in the figure it is assumed that the XOR-gate has no delay, which
isn’t true in reality.
On these grounds it is best to implement the precoder as a modulo-2 adder.
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Figure 5.15: Optical spectrum of NRZ and ODB (10 Gb/s) [16]
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Figure 5.16: XOR-precoder output for exact and fast delay
A T-flip-flop is a possibility to achieve the required functionality. When the
input of this component is high, the T-flip-flop changes state or “toggles”
(as indicated by the name: “Toggle-flip-flop”). If the input is low, the flip-
flop holds the previous value, as illustrated in Table 5.3.
Figure 5.17 shows the T-flip-flop built with an SR-latch and 3 AND-gates.
The last two AND-gates and the SR-latch perform the toggling operation.
When the input is low, both the R-input (Reset) and the S-input (Set) are
low and nothing happens. When both the input and the output (Q) are high,
the R-input becomes high and the output is reset to ‘0’ or toggled. With a
high input and low output (Q is high) the S-input becomes high, which sets
the output to ‘1’.
The first AND-gate is necessary to transform the input into pulses. By
performing an AND operation on the input and a clock with the same fre-
quency as the input bit rate, every high input is converted into a pulse that
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IN OUTprev OUT
0 0 0
0 1 1
1 0 1
1 1 0
Table 5.3: T-flip-flop truth table
is half the bit period wide. If this stage was omitted, a sequence of 1’s at the
input would cause the T-flip-flop to toggle constantly with a period equal to
the combined delay of the AND-gate and the SR-latch. By introducing the
clocked input this problem is avoided, as long as the delay is larger than the
pulse period. The disadvantage of this approach is that lower bit rates can
have too long a pulse period, using a normal clock with 50% mark density,
causing the precoder to fail.
IN
CLK
OUT
S
R
Q
Q
Figure 5.17: Precoder using a T-flip-flop
Notice that when the input is constantly high, the output is a square wave
or sine at half the clock frequency and the T-flip-flop essentially becomes
a frequency divider. This shows that a frequency divider can be used as
precoder. A possible frequency divider configuration uses 2 D-latches that
configure a D-flip-flop, as shown in Figure 5.18. A D-flip-flop (Delay-
flip-flop) captures the data of the input typically at the rising edge of the
clock-input. In Figure 5.18 the input of the D-flip-flop is the inverse of the
output. This creates a component that toggles the output at every rising
edge of the clk-input, which corresponds to the pulsed data input. This
agrees with the precoder functionality. Figure 5.19 gives an example of the
frequency divider working as a precoder with a high initial condition.
The main advantage of this configuration is its compliance to operate for a
wide range of bit rates, from practically DC to the rate designed for. The
circuit does demand accurate synchronization of the input and the clock to
assure correct operation. In this case the rising edge of the clock should be
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Figure 5.18: Frequency divider used as precoder
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Figure 5.19: Frequency divider as precoder bit example
later then the rising edge of the data. If the input in Figure 5.19 would be
delayed, the AND-operation would create two short pulses instead of one,
which would lead to two transitions instead of the desired single transition.
5.6.2 Encoder implementation
The encoder is based on a 1 bit delay circuit and an adder. The 1 bit delay
circuit can easily be implemented by using D-latches. A cascade of 2 D-
latches will exploit the clock already present in the precoder. Because both
inputs of the adder need to be synchronized with the clock to ensure an
exact delay of one bit period, an extra D-latch will precede the encoder, as
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shown in Figure 5.20.
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CLK
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Q
Figure 5.20: Encoder with D-latches
To delay the data correctly, it is important that it arrives before the triggering
clock edge, which can be both the rising or falling edge. If this is not the
case, the latch becomes transparent and no delay, other than the D-latch
propagation delay, is introduced.
5.7 Circuits
Where the previous section focused on the logic level of the implementa-
tion, this section describes the circuit implementation of the different logic
building blocks. Current mode logic (CML) is preferred as implementa-
tion because of its superior performance. Even though CML circuits suffer
from a larger static power dissipation than CMOS circuits, they can han-
dle low signal voltages and high operation frequencies [18, 19]. Migration
towards emitter coupled logic (ECL) is possible by adding common collec-
tor stages also known as emitter followers. Without loss of speed the extra
stage performs level shifting and an impedance transformation towards a
lower output impedance.
The bipolar CML gate is based on the emitter coupled pair of npn transistors
biased by a constant current source Iss [20]. Typically, these circuits have
a differential input and output. Their output swing is characterized by the
load resistors and Iss, as total current switching is achieved. By stacking
multiple of these pairs AND-, OR- and XOR-gates can easily be obtained.
Figure 5.21(a) shows an AND-gate, which can be easily reconfigured into
an OR-gate by redistributing the inputs, as is represented in Figure 5.21(b).
Of course it is also easy to transform the circuits into NAND-, NOR- and
NXOR-gates by changing the positive and negative output, thanks to the
differential implementation.
The D-latch is one of the most popular elements of CML and is shown in
Figure 5.22. It has a clock (CLK) and a data input and basically performs
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(a) CML AND-gate
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Figure 5.21: Example of the simplicity of CML circuit transformation
two functions dependent on the clock signal. In case of rising clock edge
triggering, when CLK is high it tracks the input data IN. When it is low
the output is kept at the previous value, which is consistent with a hold
operation that is performed by a cross-coupled pair. As mentioned before,
cascading 2 such latches creates a D-flip-flop in master-slave configuration.
Vcc
Iss
CLK CLK
OUT
IN
Figure 5.22: Conventional CML D-latch circuit
In Section 5.6.1 an SR-latch was used for the implementation of the pre-
coder. This can simply be implemented by 2 cross-coupled NOR-gates as
represented in Figure 5.23 [21]. It can be verified that this configuration
works appropriate: a high S and low R will set the output Q high (and
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Q low), a high R and low S will reset Q low and when both inputs are
low, feedback will maintain the outputs in constant state. Of course the
combination of both S and R high is a forbidden state, due to the inverse
relationship between Q and Q, but in the configuration of Figure 5.17 this
state isn’t possible.
S
R
Q
Q
Figure 5.23: SR-latch buildup
The simple circuit that implements the adder necessary in the encoder is
shown in Figure 5.24. This consists of 2 current steering blocks that add to-
gether the current, which is transformed into a voltage by a regular resistor.
Vcc
Iss
OUT
IN
Iss
IN1 2
Figure 5.24: CML adder circuit
5.8 Conclusion
From the arguments in this Chapter it is clear that (O)DB has a number of
advantages over other modulation schemes. Even though it requires some
extra blocks compared with NRZ, these blocks are fairly simple to imple-
ment.
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6
Dual channel 28 Gb/s/ch low power
optical duobinary EAM driver array
6.1 Introduction
In the C3PO-project 2-channel 28 Gb/s per channel TX arrays were real-
ized for inter-data center communication. It was opted to introduce optical
duobinary as a modulation scheme to soften the constraints on the TX band-
width and to reduce WDM channel spacing with relaxed dispersion toler-
ance. A bandwidth of ∼14 GHz suffices to reach 28 Gb/s with ODB. Nor-
mally MZMs are employed for ODB generation, but due to the difficulty
to decrease their form factor [1], the Michelson configuration with REAMs
was chosen. Additionally, the Michelson arrangement is more suitable for
the considered reflective architectures.
In what follows, two generations of 2-channel EAM driver arrays will be
discussed. For the second generation the focus will be mainly on the im-
provements compared to the first generation.
6.2 Specifications
As was the case for the 10-channel 11.3 Gb/s/ch driver array, the principal
aim of the design was the integration of multiple EAM drivers into an ar-
ray. This necessitated the reduction of the power consumption per EAM
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driver. The introduction of the ODB modulation scheme calls for the con-
version of the conventional NRZ data signal to the three-level duobinary
format scheme. The different possible implementations of the precoder and
the encoder were examined, keeping in mind the low power requirements.
Again the form factor had to be kept low, required by the array design. Even
though an array of 4 driver channels was envisioned to reach a total of 100
Gb/s throughput (112 Gb/s including FEC), an array of 2 was designed to
reduce prototyping costs for the demonstrator. The target for the desired
voltage swing and reverse DC bias was 2.5 Vpp and 1.8 V respectively, the
same as for the 10-channel EAM driver array. Due to the Michelson con-
figuration both a positive and a negative data output need to be generated,
with a pitch of 400 µm between the individual REAMs. As a consequence
a differential driver was developed. The employed technology was again
the 0.13 µm SiGe BiCMOS process from ST Microelectronics, the same as
for the fabrication of the 113 Gb/s EAM driver array.
Parameter Unit Min. Typ. Max.
Operating temperature range ◦C 0 25 70
Supply Vcc2 V/mA 4.8 6 6.6
Supply Vcc1 V/mA 2.5
Input common-mode voltage V 2.35
Single ended input swing mVpp 300
Clock common-mode voltage V 1.5
Single ended clock swing mVpp 400
Output overshoot % 6 10
3 dB bandwidth GHz 14
Driver jitter pspp 10
Single ended output swing Vpp 1.5 2.5 3
Single ended input resistance Ω 50
RF return loss dB 10
Output edge speed (20%-80%) ps 17
Total power consumption/ch mW 350 550 700
Die area (2 channels) mm2 1.2x2.2
Table 6.1: 2-channel 56 Gb/s EAM driver array chip level design specifica-
tions
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6.3 Driver array architecture
6.3.1 Duobinary precoding and encoding
As explained in Section 5.2, the three-level duobinary signal can be cre-
ated in two ways: with an analog Bessel low pass filter (LPF) or with a
delay-and-add filter (DAF) [2]. Due to the implementation of an array and
the necessity of a DB precoder, the option of an external LPF is beyond
consideration. Consequently, a Bessel LPF should be made on-chip, if this
option was chosen. To minimize group delay variation across a passband of
∼8 GHz, an extremely accurate design is required. Considering layout par-
asitics, temperature and process variations, the probability of deviations is
non-negligible. Therefore a DAF was chosen. Additionally, the DAF gives
the possibility to adjust the bit rate as desired, whereas the LPF only gives
good results at one particular data rate defined by its 3dB-cutoff frequency.
OUT
D
CLK
Q B2 B3D
CLK
Q B1B0
IN
CLK
D
CLK
Q
Figure 6.1: Implemented encoder with D-latches and buffers
The designed DB encoder is shown in Figure 6.1. Other than the simple en-
coder presented in Section 5.6.2, buffer structures were added to improve
the signal quality. This is necessary to reduce clock feedthrough to the sig-
nal. The adder is also followed by a buffer B3, which is linear not to deform
the three-level duobinary signal. Both inputs of the adder need to be syn-
chronized with the clock to ensure an exact delay of one bit period. Because
the outputs of the latches are synchronized, the encoder is preceded by a D-
latch and a buffer B0. Not including B0 would cause an additional delay
between the inputs of the adder, making the delay different from one bit pe-
riod. To shape the signal the DAF encoder is generally followed by a LPF
at half the bit rate. This LPF wasn’t actually integrated, but its functionality
is achieved by the limited bandwidth of the driver stage.
The precoder implementation is shown in Figure 6.2, which is practically
the same as the T-flip-flop implementation of Section 5.6.1 apart from the
extra buffer at the end. This was again added to ensure good signal quality.
Figure 6.3 shows the implementation of the first AND-gate, which was
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IN
CLK
OUT
S
R
Q
Q
Figure 6.2: Implemented precoder as a T-flip-flop
altered from the classic design to minimize clock feedthrough. All stages
have a differential output of 600 mVpp. Typically, emitter followers are
used between stages to perform level shifting.
Vcc
Iss
A A
B B
OUT OUT
Figure 6.3: Implementation of the first AND-gate
6.3.2 Top level architecture
Figure 6.4 depicts the top level block diagram of the driver IC. The data
input and clock input are both differentially matched to 100 Ω. First the
NRZ data signal is converted by the aforementioned duobinary precoder
and encoder. A predriver block amplifies the input signal and drives the
large capacitive input of the current steering driver stage. The predriver is
directly followed by the driver stage, which has a configurable modulation
current and two configurable bias currents for both positive and negative
outputs. Common mode feedback (CMFB) is used between the driver and
the predriver, to keep the common mode level of the predriver constant at
the optimal level.
The modulation and bias currents can be programmed through SPI with a
DUAL CHANNEL 28 GB/S/CH LOW POWER OPTICAL DUOBINARY EAM
DRIVER ARRAY 127
Bias
Current
Predriver
50
Bias- &
Modulation
Control
Duobinary
Precoder
Driver
TL
SPI
Register
EAM
Data
IN
Clock TL
EAM 50
Vcc2
DATA+
DATA-
Duobinary
Encoder
CMFB
Bias
Current
Predriver
50
Bias- &
Modulation
Control
Duobinary
Precoder
Driver
TL
SPI
Register
EAM
Data
IN
V
Clock TL
EAM 50
DATA+
DATA-
Duobinary
Encoder
CMFB
ODB EAM driver IC
cc1
Vcc1
Vcc2
Vcc2
Vcc2
Figure 6.4: IC top level block diagram
4-bit resolution respectively. This can be done for each channel individu-
ally. The bias current can be set individually with an accuracy of less than
30 mV, to optimize the EAM operation points according to the transmit-
ted wavelength. For testing purposes both channels can be powered down
independently by nullifying all tail currents.
To reduce the power consumption, several techniques were implemented in
the driver array. First of all, different supply voltages were used to oper-
ate the different circuits with minimum headroom. A standard low supply
voltage of 2.5 V (Vcc1 in Figure 6.4) was fed to the precoder and encoder,
the predriver and all other building blocks outside the data path, whereas
the driver stage can be supplied from 4.5 V up to 6 V (Vcc2 in Figure 6.4).
6.4 Predriver stage
The predriver amplifies the duobinary input signal to a level of typically
600 mVpp differentially and is followed by two buffers. The output swing
needs to be quite high as the current steering driver stage is degenerated.
The circuit is shown in Figure 6.5 and consists of a differential pair fol-
lowed by a pair of emitter followers. Emitter degeneration (R1, R
′
1) was
used to make the predriver linear. This is necessary because of the 3-level
duobinary signal, to ensure the crosspoints of the upper and lower eyes lie
in the middle of the adjacent levels.
The emitter followers serve as level shifters and impedance transformers.
The duobinary signal makes it difficult to employ the advanced push-pull
operation indicated in Section 4.5. Instead, the current sources of the fol-
lowers were implemented in a cascode configuration with the two gates
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Figure 6.5: Predriver circuit of the 28 Gb/s duobinary driver
cross coupled for peaking. FETs were used to keep the bipolar devices of
the current sources out of saturation. The followers have a relatively large
collector current of over 7 mA each, which is necessary to provide a satis-
factory low drive impedance of below 10 Ω.
The followers were designed with extreme care. The simplified small sig-
nal circuit model is portrayed in Figure 6.6(a) in which the base-collector
capacitance and the Early effect are neglected and RL is the load resistance
of the predriver. The output impedance of this equivalent circuit was calcu-
lated to be
Zout =
rpiCpiRLs+ rpi +RL
rpiCpis+ β + 1
(6.1)
where rpi and Cpi are the base-emitter resistance and capacitance respec-
tively and β is the common emitter current gain. The output impedance
displays an inductive component as it increases with frequency from (rpi +
RL)/(β + 1) at s = 0, to RL at s =∞. It is possible to construct an equiv-
alent circuit from Equation 6.1, which is shown in Figure 6.6(b) [3]. The
inductance and resistances formulas are given in Equation 6.2. The induc-
tive nature of the output impedance in combination with the large capacitive
input of the driver may yield considerable ringing, which would be devas-
tating to the 3-level signal. To reduce the ringing, RL was chosen relatively
small at a value of 80 Ω.
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L1 =
rpiCpi(βRL − rpi)
(β + 1)2
≈
Cpi
gm
(RL −
1
gm
)
R1 =
rpi +RL
β + 1
R2 =
βRL − rpi
β + 1
(6.2)
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Figure 6.6: Emitter follower: (a) small signal circuit, (b) the equivalent
output impedance model
6.5 Current steering driver stage
6.5.1 Model of the EAM combined with the interconnect
As was the case for the 10-channel 11.3 Gb/s per channel driver array, the
EAM capacitance was again estimated, this time at a value of 260 fF. The
contact resistance was assessed to be 10 Ω. Compared to the relatively sim-
ple interconnect of the 11.3 Gb/s driver array no 3D model was developed
for the 28 Gb/s drivers. The first interconnect models were intricate with
a daughterboard, containing the EAM array, that was flip chipped onto a
motherboard. This not only gave a number of uncertainties, e.g. the sol-
der thickness, but also inaccurate results regarding the transmission line at
28 Gb/s. As a result only the bondwire was modeled as a simple inductor
of 0.5 nH. This simplification appeared to be a worst case assumption, as
the transmission line of the 11.3 Gb/s model seemed to improve the signal
quality.
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6.5.2 Design of the driver stage
The current steering driver stage consists of a differential pair in a cascode
configuration, as shown in Figure 6.7. The cascode not only reduces the
capacitive loading of the predriver output, as the cascode input doesn’t suf-
fer fromMiller multiplication, it also reduces the driver output capacitance.
Series peaking L was introduced to increase the output bandwidth [4]. Ad-
ditionally, emitter degeneration (R1, R
′
1) was again used because of the
duobinary signal and small negative capacitances were also added by em-
ploying two cross-coupled capacitors (C, C’), to further decrease the input
capacitance. In analogy with the 11.3 Gb/s driver, the back termination re-
sistors RBT were chosen to be 250 Ω and the emitter’s current density was
set to 0.8 mA per µm of the emitter length.
IN
R'BT
C
Vcc2
IMOD I'BIAS
RBT
IBIAS
C'
VCB
Q1 Q'1
Q'cQc
L L'OUT OUTp n
RE R'E
Figure 6.7: Driver output circuit
The VCE of the differential pair was maximized. Since the collector voltage
of Q1 is set by the base voltage of the common base VCB , the emitter
voltage of Q1 has to be set as low as possible to realize maximum VCE .
This was done by CMFB, in which a simple transconductor transforms the
difference between the emitter voltage and a reference voltage into 2 equal
currents. These are added to the load resistances of the predriver (RL) to
lower this stage CM output level [5]. Considering a large loop gain, the
emitter voltage will be equal to the reference voltage of 350 mV. CMFB
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was used, because it is insufficient to set the output of the predriver to a
predefined CM level. This is due to the temperature dependence of VBE ,
both in the emitter followers of the predriver and in the differential pair of
the driver stage.
6.6 Realization of the dual channel 28 Gb/s/ch EAM
driver array
The measures taken to test the 2 channel 28 Gb/s per channel driver array
will be discussed next. Both the layout and pinout of the chip and the
printed circuit boards (PCB) for testing will be examined in more detail.
6.6.1 Chip layout and pinout
Figure 6.16(a) shows a screenshot of the chip layout, while Figure 6.16(b)
shows a micrograph of the manufactured die, which measures 2.2 mm by
1.2 mm. The 2 channels can be distinguished and the 4 inductors are clearly
visible. Again the dimensions are mostly determined by the 400 µm pitch
between the EAMs and the number of I/O pads. The on-chip decoupling
capacitance is 1.2 nF for each supply.
The precise pinout and the bonding of the chip are depicted in Figure 6.9.
Due to PCB manufacturing restrictions it was necessary to have a spacing
of about 400 µm between the bondpads of the input and signal lines (lower
side of the figure). This gives rise to longer wirebonds than anticipated, but
this does not affect the driver performance. The decoupling capacitors are
placed as close as possible to the chip to minimize the effect of parasitic
inductance between the IC and the capacitors.
6.6.2 Prototyping of the 2-channel 28 Gb/s/ch EAM driver ar-
ray
Because the REAM array was not fabricated yet at the time of testing, the
first generation driver array is only tested electrically, with an oscilloscope
at the output. The test board incorporates 100 Ω differential grounded
coplanar waveguide (GCPW) transmission lines for the inputs and also 50
Ω single ended GCPW transmission lines for the outputs. The outputs are
single ended as the output pads are spaced 400 µm apart with supply pads
in between, due to the EAM pitch. The board is shown before and after
assembly in Figure 6.10(a) and Figure 6.10(b) respectively. As was the
case for the 10-channel EAM driver array, the power supplies, SPI-signals
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measured up to 67 GHz with a 4-port Agilent PNA-X. The results in Figure
6.12(a) show an S11 of less than -10 dB up to ∼13 GHz and less than
-7 up to ∼18 GHz. The return loss stays below -5 dB up to ∼26 GHz.
The mismatch at higher frequencies is the result of the connector interface.
After testing the boards, it was discovered that the mini-SMP connectors
only give appropriate matching results up to ∼25 GHz, even though they
specified a return loss of less than -14 dB up to 65 GHz [6]. The main
reason is the connector footprint and the soldering. For higher frequencies
screw-on 2.4 mm or 1.85 mm connectors should be used. However, the
reduced matching did have little effect on the performance.
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Figure 6.12: Differential input transmission line measurement with a
bonded die: (a) S11 (b) TDR
Mentor Graphics’ HyperLynx was used to convert the data into a time do-
main reflectometry (TDR) response. Figure 6.12(b) shows the different
parts of the connection and their characteristic impedance. The 3 small
bumps followed by a peak and a dip indicate the mini-SMP connector. The
first part of the trace is matched correctly, while closer to the die the nar-
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utilized in the first generation. In what follows the main differences with
the first generation will be discussed.
6.8.1 Architecture changes
The second generation’s blocks are the same as the first generation, with
the exception of the CMFB block that was omitted to save power consump-
tion. Instead a configurable current source was added to be able to change
the predriver’s output CM level via the SPI control. Similar to the previous
generation, the duobinary driver also consists of a duobinary precoder and
encoder, a predriver and a current steering driver stage. Also present are a
bias current source and an SPI register to control the bias and modulation
current settings. Even though the blocks are the same, the implementa-
tion of the precoder was adjusted to reduce its power consumption. The
concept is still a divide-by-2 counter, but this time it was implemented as
a frequency divider instead of a T-flip-flop. This reduces the power con-
sumption of the coding blocks from 186 mW to 127 mW, which is almost a
reduction of a third. The predriver was altered in a way such that its linear-
ity can be controlled. The same techniques that are applied in the previous
version are again used. Through the experience gained with the first ver-
sion design and testing, the power consumption of the different blocks was
optimized.
6.8.2 Circuit changes
The main changes were made to the current steering driver stage. The first
generation didn’t obtain full current switching, limiting the output swing.
This was caused by the degeneration resistor (RE in Figure 6.7), that was
too large. The excess of resistance can be explained by temperature effects
and parasitics. Process variations can also be a reason, but this is unlikely
as the measured input and output resistors were smaller than the designed
values (cfr. Section 6.6.2). To resolve the issue the degeneration resistance
was reduced from 2.5 Ω to 1.1 Ω. Moreover, the degeneration was imple-
mented differently. The modulation current source was split into 2 sources
and the degeneration resistor was placed in between, as shown in Figure
6.15. In this way the headroom of the current sources was increased.
Additionally, the bias current source was connected to the emitters of the
cascode transistors to reduce the capacitance at the output and to soften the
constraints on the current source’s output impedance. Also the inductor at
the output, present in the first generation, could be omitted, thanks to the
new technology and the different implementation of the bias current source.
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Figure 6.15: Second generation driver circuit
Only some small adjustments were made to the other circuits. The most im-
portant adjustment was made to the predriver’s degeneration resistor, which
was made configurable.
6.9 Realization of the second generation 2-channel
28 Gb/s/ch EAM driver array
6.9.1 Chip layout and pinout
The die dimensions and the pinout have remained the same as the first gen-
eration, as a result the same test PCB’s could be used. Also the test setup
hasn’t changed. The chip layout and a die micrograph are represented in
Figure 6.16(a) and Figure 6.16(b) respectively.
Figure 6.17 represents a 3D view of the chip layout without the I/O pads. A
more detailed representation of a single channel can be seen in Figure 6.18,
which shows the different blocks. Figure 6.19 on the other hand shows the
last stages from up close.
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Figure 6.17: 3D view of the chip layout
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Figure 6.18: Detailed layout of a single channel
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Figure 6.19: Detailed layout of the last stages
6.10.1 Electrical experiments
The duobinary eye diagram of Figure 6.20 shows more symmetry compared
to the first generation and this at a data rate of 28 Gb/s. With a supply of
6.6 V, a differential swing of 6 Vpp was reached, corresponding to a gain



144 CHAPTER 6
In Figure 6.23, the black line represents the measured consumption of the
complete modulator driver, including the duobinary precoder and encoder.
The lower dotted black line only considers the driver (without DB coding),
as this gives a better comparison with other papers, where NRZ is utilized
and therefore no coding blocks are present. As the most desirable region
is at the bottom right (high swing and low energy per bit), it is clear that
this work gives the best performance, both with and without the coding
blocks. The performance of [12] is the closest to this work, however, the
used distributed amplifier with a single ended output occupies a total area
of 6.7 mm2, which is almost 4 times larger than the proposed array and thus
far too large to be incorporated into an array.
It should be noted that only modulator drivers with an energy per bit lower
than 40 pJ/b are listed and that some papers reported the power consump-
tion excluding the dissipation in the external load. Furthermore, not all
designs did have a differential output, but their single ended swing was
doubled in the figure to make this comparison possible. With [12] this is
not done, as this is a distributed amplifier making the output differential is
only possible by doubling the circuit, and thus the consumption. Note that
except for this work no drivers at speeds lower than 40 Gb/s were included
in this plot, as the energy per bit becomes too high at lower data rates.
Moreover, only [10] and this work make use of SiGe BiCMOS, while the
others utilise more expensive GaAs and InP technologies.
6.10.2 Optical experiments using a commercial component
Figure 6.24(a) and 6.24(b) show the measured optical eye diagram at a data
rate of 25 Gb/s and 28 Gb/s respectively, using the Fujitsu FTM7937EZ 40
Gb/s MZM. An extinction ratio of over 10 dB was measured with a 231-1
PRBS sequence. A bit-error rate (BER) test was performed at both speeds
with a commercial Sumitomo receiver and showed error free transmission,
indicating the DB pre- and encoder work accordingly.
6.11 Conclusion
Both generation modulator driver arrays revealed excellent signal quality,
while including duobinary coding. To the best of our knowledge, the pro-
posed ICs are the fastest modulator driver chips including on-chip duobi-
nary coding, reported so far. Next to that they achieve an improved power
consumption in comparison with the state-of-the-art in energy consump-
tion.
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(a) (b)
Figure 6.24: Optically eye diagram (231-1 PRBS, 10 ps/div).: (a) at 25 Gb/s
and (b) at 28 Gb/s
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7
Conclusion
7.1 Summary of the results
The main focus of the research described in this dissertation lies on the re-
alization of 2 types of EAM driver arrays with record low power consump-
tion. A 10-channel 11.3 Gb/s per channel EAM modulator driver array
was designed to be employed both in metro and access networks, while a
2-channel 28 Gb/s per channel EAM driver array was developed for inter-
data center communication with duobinary modulation. The research was
performed under the framework of the FP7 project C3PO, which aimed to
develop new colourless and coolerless technologies, whilst enabling band-
width growth and constraining cost. The EAM driver integration into ar-
rays requires a reduced driver power dissipation, which omits the need for
power hungry thermo-electric coolers. Consequently costs are lowered and
the WDM-PON access architecture benefits from the integrated driver de-
velopment. The necessity of greener network electronics due to the im-
mense power consumption of the global network that makes up the internet
is illustrated in Chapter 1.
Electroabsorption modulators appear to be the best candidate for the appli-
cations considered in this thesis. This is apparent from Chapter 2, which
gives a brief overview of different optical transmitters. Thanks to the low
chirp, high speed and high signal quality, external modulation is the best
choice for the transmission over tens of kilometers at line rates beyond 10
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Gb/s. Furthermore, the EAM attributes lower drive voltage and smaller
form factor, compared to MZMs. These two advantages are crucial to
achieve a low power consumption and array integration respectively. More-
over, the use of new reflective EAMs together with SOAs realizes the colour-
less approach pursued in C3PO.
In Chapter 3 the driver topologies were examined. Considering the power
consumption, 4 different output configurations were compared. Different
techniques in reducing power consumption were analyzed and weighed.
Also a driver stage with an active back termination was discussed in short.
As a result of the comparison, a current steering driver with a single ended
DC-coupled output was chosen as the best solution, taking into considera-
tion bandwidth, signal quality and potential design risk.
The realization of a 10-channel 113 Gb/s (including FEC overheads) EAM
driver array was reported in Chapter 4. A single channel power consump-
tion of 219 mW was measured at a throughput of 11.3 Gb/s for an output
swing of 2.5 Vpp. The jitter was measured to be 18.3 pspp and 2.45 psrms.
To the best of the author’s knowledge such EAM driver arrays are not cur-
rently available on the open market, nor published in the literature. This is
the first 10-channel 113 Gb/s EAM driver array and the lowest power con-
sumption for an EAM driver so far reported, 50% below the state of the art
in power consumption.
Subsequently, the 10-channel EAM driver array was integrated into a multi-
channel TX PIC together with the newly designed REAM array. Even
though 3 channels were damaged during packaging, the remaining 7 chan-
nels showed good B2B performance with clearly open eye diagrams. Less
than 2 dB difference in RX sensitivity between 7 channels was measured for
error-free operation at ERs ranging from 7.6 dB to 9.8 dB. Multi-channel
operation showed little crosstalk, with a RX sensitivity penalty of less than
1 dB. Also a RX sensitivity penalty of approximately 1 dB was observed
after transmission over 80 km of SMF. Furthermore, error-free performance
was maintained for distances up to 96 km for both the single- and multi-
channel cases. The research into this 10-channel EAM driver array resulted
in several journal papers [1–3].
Chapter 5 described the advantages and generation of the duobinary mod-
ulation scheme. Two generations of a 2-channel duobinary EAM driver
array at 25 and 28 Gb/s per channel were reported in Chapter 6. Since two
REAMs had to be driven in push-pull, required by the duobinary approach,
each driver had a differential DC-coupled output. The first generation gave
acceptable results with a driver dissipation of 485 mW per channel for a 4.2
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Vpp differential output at 25 Gb/s and a power consumption of 186 mW for
the duobinary coding. A second generation 2-channel 56 Gb/s EAM driver
array provided a greater output swing. With a differential swing of 6 Vpp a
power consumption of 525 mW was achieved at 28 Gb/s, while the duobi-
nary coding only consumed 127 mW. Moreover, the achieved eye diagram
showed more symmetry compared to the results of the first generation. To
the best of the author’s knowledge, the proposed IC is the fastest modulator
driver including on-chip duobinary coding reported so far. It also demon-
strates array integration and state-of-the-art power consumption. This work
resulted in publications [4, 5].
Both driver array designs showed excellent performance at low power con-
sumption. The ultra low dissipation of the 10-channel 113 Gb/s EAM
driver array shows potential to operate the transmitter without TEC, even
though the power consumption induced temperature rise has an effect on
the REAM performance, a simple heatsink would alleviate this problem.
Also the 2-channel 56 Gb/s EAM driver array would work fine without a
TEC.
7.2 Further research
To ultimately minimize the power consumption of the modulator driver a
number of optimizations can be performed. The main possibilities of fur-
ther reductions were discussed in Chapter 3. Even though most techniques
were employed in the discussed designs, they can be pushed even further,
eventually in a trade-off with the signal quality.
The active back termination design should be examined in more detail and
different approaches of this design need to be fabricated and tested. The low
output impedance of this type of driver could give astonishing low power
consumption, achieving the required bandwidth, resulting in excellent sig-
nal quality.
Extremely close integration of the EAMs and the drivers could omit the
need for an off-chip parallel 50 Ω. This provides the opportunity to opti-
mize the total load resistance with respect to power and bandwidth.
Next to the optimization of the driver, further research in photonic modula-
tors now allows to operate modulators with lower drive voltage. As stated
in Chapter 3, a reduction in desired voltage swing will have the most influ-
ence on the power consumption. In this respect Mach-Zehnder devices have
achieved lower drive voltages, such as 0.63 Vpp at 20 Gb/s [6] and 0.5 Vpp
at 26 Gb/s [7], while EAMs have been developed at drive voltages as low as
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0.5 Vpp at 13 GHz bandwidth [8] and even 0.2 Vpp at 25 Gb/s [9]. Of course
these devices suffered from high insertion losses and/or low ERs and should
be examined further from a system and circuit perspective. However, it is
clear that a lot of research effort is devoted to design more efficient modu-
lators, requiring appropriate driver chips to benefit better telecom systems.
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